搜索结果
找到约 13 项符合
Formal 的查询结果
电子书籍 The emphasis of this book is on real-time application of Synopsys tools, used to combat various pro
The emphasis of this book is on real-time application of Synopsys tools, used
to combat various problems seen at VDSM geometries. Readers will be
exposed to an effective design methodology for handling complex, submicron
ASIC designs. Significance is placed on HDL coding styles,
synthesis and optimi ...
技术资料 IEEE_Verilog_2001
The Verilog Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable,it supports the development,verification, synthesis,and testing o ...
VIP专区 VIP专区-嵌入式/单片机编程源码精选合集系列（125）
VIP专区-嵌入式/单片机编程源码精选合集系列（125）资源包含以下内容：1. 介绍一个实用的PCB电路板.2. VC中的小控件的使用.3. 电子科技大学的嵌入式系统教程ppt.4. Altera的NIOS2SOPC平台上的音乐播放的软件模板。
Quartus 2版本5.0
Nios2 IDE版本5.0
硬件平台自己根据软件构建.5. Altera公司的NIOS2SOPC平台上的看门狗试验 ...