搜索结果
找到约 100 项符合
Final 的查询结果
按分类筛选
- 全部分类
- Java编程 (11)
- 其他书籍 (7)
- 单片机开发 (7)
- 电子书籍 (5)
- 其他行业 (4)
- VC书籍 (4)
- 文件格式 (4)
- 软件设计/软件工程 (3)
- 书籍源码 (3)
- 数值算法/人工智能 (3)
- 书籍 (3)
- 可编程逻辑 (2)
- 测试测量 (2)
- 文章/文档 (2)
- 软件工程 (2)
- Delphi控件源码 (2)
- 嵌入式Linux (2)
- 通讯/手机编程 (2)
- J2ME (2)
- JavaScript (2)
- matlab例程 (2)
- 人工智能/神经网络 (2)
- 技术资料 (2)
- 模拟电子 (1)
- Mentor (1)
- 电源技术 (1)
- 教程资料 (1)
- 接口技术 (1)
- 其他 (1)
- DSP编程 (1)
- 百货/超市行业 (1)
- 加密解密 (1)
- 其他嵌入式/单片机内容 (1)
- VxWorks (1)
- Java书籍 (1)
- 编译器/解释器 (1)
- 游戏 (1)
- Jsp/Servlet (1)
- Windows CE (1)
- 压缩解压 (1)
- 数据结构 (1)
- Linux/Unix编程 (1)
- VHDL/FPGA/Verilog (1)
- 源码 (1)
- VIP专区 (1)
电子书籍 Motion JPEG2000 Final Committee Draft 1.0
Motion JPEG2000 Final Committee Draft 1.0
VHDL/FPGA/Verilog FPGA Based RFID Reader for 125KHz and 134.2Khz Final Presentation
FPGA Based RFID Reader for 125KHz and 134.2Khz
Final Presentation
文件格式 jtag final pero con tintentes españ oles para que se entienda
jtag final pero con tintentes españ oles para que se entienda
数值算法/人工智能 acm 2009大学生编程大赛题目 final world
acm 2009大学生编程大赛题目 final world
模拟电子 逐次逼近式AD转换器研究
A tutorial on SAR type A/D converters, this note contains detailed information on several 12-bit circuits. Comparator, clocking, and preamplifier designs are discussed. A final circuit gives a 12-bit conversion in 1.8µs. Appended sections explain the basic SAR technique and explore D/A consi ...
Mentor Design Safe Verilog State Machine（Synplicity）
 
One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
电源技术 笔记本电脑的功率调节系统
 
Notebook and palmtop systems need a multiplicity ofregulated voltages developed from a single battery. Smallsize, light weight, and high efficiency are mandatory forcompetitive solutions in this area. Small increases inefficiency extend battery life, making the final productmuch more usab ...
教程资料 Virtex-7HT_Press_Pitch-Chinese-final
赛灵思正式发货全球首款异构 3D FPGA，为 Nx100G 和 400G 线路卡解决方案带来突破性集成能力
可编程逻辑 Virtex-7HT_Press_Pitch-Chinese-final
赛灵思正式发货全球首款异构 3D FPGA，为 Nx100G 和 400G 线路卡解决方案带来突破性集成能力
可编程逻辑 Design Safe Verilog State Machine（Synplicity）
 
One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...