搜索结果
找到约 66 项符合
FPGAs 的查询结果
按分类筛选
可编程逻辑 PLD对FPGA数据加密
SRAM-based FPGAs are non-volatile devices. Upon powerup, They are required to be programmed from an external source. This procedure allows anyone to easily monitor the bit-stream, and clone the device. The problem then becomes how can you effectively protect your intellectual property from others ...
可编程逻辑 FPGA设计重利用方法(Design Reuse Methodology)
 
FPGAs have changed dramatically since Xilinx first introduced them just 15 years ago. In thepast, FPGA were primarily used for prototyping and lower volume applications; custom ASICswere used for high volume, cost sensitive designs. FPGAs had also been too expensive and tooslow for many a ...
可编程逻辑 CPLD和FPGA设计介绍
Field Programmable Gate Arrays (FPGAs) are becoming a critical part of every system design. Many vendors offer many different architectures and processes. Which one is right for your design? How do you design one of these so that it works correctly and functions as you expect in your entire system ...
工控技术 赛灵思电机控制开发套件简介（英文版）
The power of programmability gives industrial automation designers a highly efficient， cost-effective alternative to traditional motor control units （MCUs）。 The parallel-processing power， fast computational speeds， and connectivity versatility of Xilinx® FPGAs can accelerate the impl ...
其他书籍 Attributes, Constraints, and Carry Logic Overview Information for Mentor Customers Schematic S
Attributes,
Constraints,
and Carry Logic
Overview
Information for Mentor
Customers
Schematic Syntax
UCF/NCF File Syntax
Attributes/Logical
Constraints
Placement Constraints
Relative Location (RLOC)
Constraints
Timing Constraints
Physical Constraints
Relationally Placed Macros
(RPM)
Carry Logic in XC ...
电子书籍 The DSP Design Flow workshop provides an introduction to the advanced tools you need to design and i
The DSP Design Flow workshop provides an introduction to the advanced tools you need to design and implement DSP algorithms targeting FPGAs. This intermediate workshop in implementing DSP functions focuses on learning how to use System Generator for DSP, as well as HDL design flow, CORE Generator so ...
其他书籍 关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in
关于FPGA流水线设计的论文
This work investigates the use of very deep pipelines for
implementing circuits in FPGAs, where each pipeline
stage is limited to a single FPGA logic element (LE). The
architecture and VHDL design of a parameterized integer
array multiplier is presented and also an IEEE 754
...
软件设计/软件工程 AccelDSP Synthesis Tool Floating-Point to Fixed-Point Conversion of MATLAB Algorithms Targeting F
AccelDSP Synthesis Tool
Floating-Point to Fixed-Point
Conversion of MATLAB
Algorithms Targeting FPGAs
VHDL/FPGA/Verilog DDR SDRAM控制器的VHDL源代码
DDR SDRAM控制器的VHDL源代码，含详细设计文档。
The DDR, DCM, and SelectI/O&#8482 features in the Virtex&#8482 -II architecture make it the perfect
choice for implementing a controller of a Double Data Rate (DDR) SDRAM. The Digital Clock
Manager (DCM) provides the required Delay Locked Loop (DLL), Dig ...
系统设计方案 1.an fpga implementation of the image space reconstruction algorithm for hyperspectral imaging analy
1.an fpga implementation of the image space reconstruction algorithm for hyperspectral imaging analysis
2. fpga implemention of a median filter
3. fpga implementation of digital filters
4.hardware acceleration of edge detection algorithm on fpgas
5.implementation and evaluation of image processing a ...