搜索结果
找到约 348 项符合
Ez-Kit 的查询结果
VxWorks windml3.0.3
windml3.0.3，vxworks下的图形工具包,相信知道vxworks的人对此不陌生吧，enjoy!-windml3.0.3, VxWorks the graphics tool kit, I believe the people know this VxWorks no stranger to it, enjoy!
BREW编程 深入BREW开发 整个BREW系统由开发平台、运行平台和服务器三个要素组成。开发平台就是我们所使用的BREW SDK
深入BREW开发
整个BREW系统由开发平台、运行平台和服务器三个要素组成。开发平台就是我们所使用的BREW SDK，用来在PC端开发可以在运行平台运行的程序。运行平台就是指可以运行BREW应用程序的移动通讯设备上的BREW运行环境，它的核心是BREW的Porting Kit。服务器是连接开发和运行平台的一个“连接器”，开发平台所开发出的BR ...
驱动编程 Windows DDK编写的虚拟磁盘驱动程序源代码
Windows DDK编写的虚拟磁盘驱动程序源代码，能够把一个文件虚拟成一个磁盘。请使用Windows IFS Kit及以上来编译。
其他 Custom Visual Basic Packager and Installer for Visual Basic Developers. This is a group of standard
Custom Visual Basic Packager and Installer for Visual Basic Developers. This is a group of standard exe projects
1. Packager 2. Setup1
The packager works like Visual basic Application deployment Wizard. And the setup1 project is used for the installation of the package. This project demonstrates how ...
VC书籍 用户界面设计英文书籍
用户界面设计英文书籍，名字叫“custom interface kit"
VHDL/FPGA/Verilog It is a first time code being developed to designers who want to get your DDR2 SDRAM on-board in Spa
It is a first time code being developed to designers who want to get your DDR2 SDRAM on-board in Spartan 3AN Starter Kit - Diligent fully working.
Java编程 Java Card API
Java Card API，Development Kit for the Java CardTM Platform，在开发java卡片的时候，需要把JChome指向在这里
VHDL/FPGA/Verilog it is a verilog code written for MAX1886 ADC interin modelsim simulator and it will synthesize in x
it is a verilog code written for MAX1886 ADC interin modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.
VHDL/FPGA/Verilog it is a verilog code written for digital watch in modelsim simulator and it will synthesize in xin
it is a verilog code written for digital watch in modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device]
VHDL/FPGA/Verilog it is a verilog code written for FIFO in modelsim simulator and it will synthesize in xinlix ise 8
it is a verilog code written for FIFO in modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device].you can use this code in any DSP project in which data entry is required.