搜索结果
找到约 873 项符合
DO-WHILE 的查询结果
其他书籍 Please read your package and describe it at least 40 bytes in English. System will automatically de
Please read your package and describe it at least 40 bytes in English.
System will automatically delete the directory of debug and release, so please do not put files on these two directory.
其他书籍 NEW ENVIRENMENT TO ANTS/WE SHOULD COLLECT INFORMATION ABOUT AALGORITHM TO INTRODUCE THIS IDEA AND DO
NEW ENVIRENMENT TO ANTS/WE SHOULD COLLECT INFORMATION ABOUT AALGORITHM TO INTRODUCE THIS IDEA AND DOWNLOAD ALL THE PACKAGE
软件设计/软件工程 Steganography is the art of communicating a message by embedding it into multimedia data. It is desi
Steganography is the art of communicating a message by embedding it into multimedia data. It is desired to maximize the
amount of hidden information (embedding rate) while preserving security against detection by unauthorized parties. An appropriate
information-theoretic model for steganography has ...
系统设计方案 learningMatlab PhÇ n 1 c¬ së Mat lab Ch­ ¬ ng 1:
learningMatlab
Ph&#199 n 1
c&#172 s&#235 Mat lab
Ch&#173 &#172 ng 1:
C&#181 i &#174 &#198 t matlab
1.1.C&#181 i &#174 &#198 t ch&#173 &#172 ng tr×nh:
Qui tr×nh c&#181 i &#174 &#198 t Matlab còng t&#173 &#172 ng tù nh&#173 vi&#214 c c&#181 i &#174 &#198 t c&#184 c ch ...
Symbian This article discusses some issues that a typical Windows C++ programmer will encounter when approac
This article discusses some issues that a typical Windows C++ programmer will encounter when approaching
Symbian OS for the first time. Our experience in developing for three successive versions of Symbian OS has
given us considerable perspective on what can be difficult when working in this otherwi ...
VHDL/FPGA/Verilog RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the
RS_latch using vhdl,
When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR (Not OR) logic gates. The stored bit is present on the output marked Q.
Normally, in stor ...
软件工程 Mastering the Requirements Process, Second Edition, sets out an industry-proven process for gatherin
Mastering the Requirements Process, Second Edition, sets out an industry-proven process for gathering and verifying requirements with an eye toward today s agile development environments. In this total update of the bestselling guide, the authors show how to discover precisely what the customer want ...
VHDL/FPGA/Verilog This paper describes a bus mastering implementation of the PCI Express protocol using a Xilinx FPGA.
This paper describes a bus mastering implementation of the PCI Express protocol using a Xilinx FPGA. While the theoretical peak performance of PCI Express is quite high, attaining that performance is a complex endeavor on top of an already complex protocol. The implementation is described and its pe ...
其他书籍 Very hard to design reusable Software Design must be specific to problem on hand Design must be ge
Very hard to design reusable Software
Design must be specific to problem on hand
Design must be general enough to address future problems and requirements
Almost impossible to do it right the first time
Experienced designers don’t reinvent the wheel
They use good solutions again and again
Find & us ...
其他书籍 Very hard to design reusable Software Design must be specific to problem on hand Design must be ge
Very hard to design reusable Software
Design must be specific to problem on hand
Design must be general enough to address future problems and requirements
Almost impossible to do it right the first time
Experienced designers don’t reinvent the wheel
They use good solutions again and again
Find & us ...