搜索：Clock
找到约 475 项符合「Clock」的查询结果
结果 475
按分类筛选
- 全部
- 技术资料 (152)
- 单片机开发 (49)
- VHDL/FPGA/Verilog (33)
- 单片机编程 (29)
- 其他 (26)
- 汇编语言 (22)
- 微处理器开发 (12)
- Java编程 (10)
- 嵌入式/单片机编程 (10)
- Linux/Unix编程 (8)
- 其他嵌入式/单片机内容 (8)
- 可编程逻辑 (7)
- 系统设计方案 (7)
- 模拟电子 (6)
- 操作系统开发 (5)
- 教程资料 (5)
- 文章/文档 (4)
- 通讯/手机编程 (3)
- 其他书籍 (3)
- 电子书籍 (3)
- 网络 (3)
- 数据结构 (3)
- JavaScript (3)
- VC书籍 (3)
- VIP专区 (3)
- 书籍 (2)
- 手册 (2)
- PCB相关 (2)
- C/C++语言编程 (2)
- 书籍源码 (2)
- 资料/手册 (2)
- 测试测量 (2)
- ARM (2)
- 压缩解压 (2)
- 驱动编程 (2)
- 串口编程 (2)
- Applet (2)
- 技术管理 (2)
- uCOS (2)
- 嵌入式Linux (2)
- J2ME (2)
- 软件设计/软件工程 (2)
- 行业发展研究 (2)
- 笔记 (1)
- VHDL/Verilog/EDA源码 (1)
- 电源技术 (1)
- 经验分享 (1)
- 接口技术 (1)
- 学术论文 (1)
- DSP编程 (1)
- 加密解密 (1)
- 技术书籍 (1)
- 软件工程 (1)
- 通信网络 (1)
- 嵌入式综合 (1)
- Internet/网络编程 (1)
- 编译器/解释器 (1)
- 磁盘编程 (1)
- 通讯编程文档 (1)
- Delphi控件源码 (1)
- Symbian (1)
- Windows Mobile (1)
- 邮电通讯系统 (1)
- GPS编程 (1)
- RFID编程 (1)
https://www.eeworm.com/dl/866906.html
技术资料
STM32F4xx_Clock_Configuration_V1.1.0
STM32F4xx_Clock_Configuration_V1.1.0 计算器
https://www.eeworm.com/dl/617/329780.html
压缩解压
clock QT编程的例子 如果需要还有很多．邮箱联系
clock QT编程的例子 如果需要还有很多．邮箱联系
https://www.eeworm.com/dl/652/402548.html
文章/文档
IEEE-1588™ STANDARD FOR A PRECISION CLOCK SYNCHRONIZATION PROTOCOL FOR NETWORKED MEASUREMENT
IEEE-1588™ STANDARD FOR A PRECISION
CLOCK SYNCHRONIZATION PROTOCOL
FOR NETWORKED MEASUREMENT AND
CONTROL SYSTEMS
https://www.eeworm.com/dl/652/417784.html
文章/文档
This is brief doccumentation done on the clock syncronasation in distributed systems.ths includes al
This is brief doccumentation done on the clock syncronasation in distributed systems.ths includes algorithem for physical and logical clocks and mutual exclusion.
https://www.eeworm.com/dl/648/470836.html
单片机开发
Beautiful Lcd Clock. it accepts 3 parameters: color,format and blinking.
Beautiful Lcd Clock. it accepts 3 parameters: color,format and blinking.
https://www.eeworm.com/dl/655/485180.html
微处理器开发
PIc24 Real time clock with alarm and 10sec interruptions
PIc24 Real time clock with alarm and 10sec interruptions
https://www.eeworm.com/dl/663/492539.html
VHDL/FPGA/Verilog
Clock based on the VHDL design language, the revised time alarm can be set up
Clock based on the VHDL design language, the revised time alarm can be set up
https://www.eeworm.com/dl/648/492740.html
单片机开发
8051 Clock_Multiplier 用於8051之OSC應用
8051 Clock_Multiplier 用於8051之OSC應用
https://www.eeworm.com/dl/663/139634.html
VHDL/FPGA/Verilog
本文件解压后clock_time.vhd采用编程环境maxplusII
本文件解压后clock_time.vhd采用编程环境maxplusII，完成时间秒定时、记时，设置时间秒、声光报警等功能。
https://www.eeworm.com/dl/644/147273.html
汇编语言
This package contains assembly programs for testing how many clock cycles a piece of code takes to
This package contains assembly programs for testing how many clock cycles
a piece of code takes to execute.