搜索结果

找到约 329 项符合 CLock 的查询结果

微处理器开发 s3c2410 ads下的测试程序移植到 iar ewarm v5.2;包括 Please select function : 0 : Please input 1-14 to select

s3c2410 ads下的测试程序移植到 iar ewarm v5.2;包括 Please select function : 0 : Please input 1-14 to select test 1 : Real time clock display 2 : 4 key array test 3 : Buzzer test 4 : ADC test 5 : IIC EEPROM test 6 : Touchpanel test 7 : 3.5# TFT LCD 240*320 test 8 : UDA1341 play audio test ...
https://www.eeworm.com/dl/655/348818.html
下载: 59
查看: 1103

文章/文档 The Inter IC bus or I2C bus is a simple bidirectional two wire bus designed primarily for general co

The Inter IC bus or I2C bus is a simple bidirectional two wire bus designed primarily for general control and data transfer communication between ICs. Some of the features of the I2C bus are: &#8226 Two signal lines, a serial data line (SDA) and a serial clock line (SCL), and ground are required. A ...
https://www.eeworm.com/dl/652/356451.html
下载: 27
查看: 1059

VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift ...
https://www.eeworm.com/dl/663/361747.html
下载: 164
查看: 1055

VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift ...
https://www.eeworm.com/dl/663/361749.html
下载: 129
查看: 1034

操作系统开发 大学计算机操作系统课程设计

大学计算机操作系统课程设计,完成页面置换功能,利用clock算法
https://www.eeworm.com/dl/531/367063.html
下载: 79
查看: 1102

嵌入式/单片机编程 本模拟I2C软件包包含了I2C操作的底层子程序

本模拟I2C软件包包含了I2C操作的底层子程序,使用前要定义 好SCL和SDA。在标准8051模式(12 Clock)下,对主频要求是不高于12MHz(即1个 机器周期1us) 若Fosc>12MHz则要增加相应的NOP指令数。(总线时序符合I2C标 准模式,100Kbit/S)。
https://www.eeworm.com/dl/647/373089.html
下载: 55
查看: 1039

单片机开发 The XC226x derivatives are high-performance members of the Infineon XC2000 Family of full-feature s

The XC226x derivatives are high-performance members of the Infineon XC2000 Family of full-feature single-chip CMOS microcontrollers. These devices extend the functionality and performance of the C166 Family in terms of instructions (MAC unit), peripherals, and speed. They combine high CPU performanc ...
https://www.eeworm.com/dl/648/378215.html
下载: 129
查看: 1099

VHDL/FPGA/Verilog DDR SDRAM控制器的VHDL源代码

DDR SDRAM控制器的VHDL源代码,含详细设计文档。 The DDR, DCM, and SelectI/O&#8482 features in the Virtex&#8482 -II architecture make it the perfect choice for implementing a controller of a Double Data Rate (DDR) SDRAM. The Digital Clock Manager (DCM) provides the required Delay Locked Loop (DLL), Dig ...
https://www.eeworm.com/dl/663/379154.html
下载: 47
查看: 1064

系统设计方案 利用QuartusII的"MegaWizard Plug-In Manager", 设计输入数据宽度是4bit的ADD、SUB、MULT、DIVIDE、COMPARE 把它们作为一个proje

利用QuartusII的"MegaWizard Plug-In Manager", 设计输入数据宽度是4bit的ADD、SUB、MULT、DIVIDE、COMPARE 把它们作为一个project,DEVICE选用EPF10K70RC240-4,对它们进行 时序仿真,将仿真波形(输入输出选用group)在一页纸上打印出来。 2.利用QuartusII的"MegaWizard Plug-In Manager"中的LPM_COUNTER, 设计一个2 ...
https://www.eeworm.com/dl/678/384037.html
下载: 39
查看: 1783

单片机开发 595——8位数码管循环移位显示.doc │ 利用74HC595实现多位LED显示的新方法.doc │ 用74HC595芯片驱动LED的电路设计.pdf │ 文件目录表绘制.cmd │ 文件夹

595——8位数码管循环移位显示.doc │ 利用74HC595实现多位LED显示的新方法.doc │ 用74HC595芯片驱动LED的电路设计.pdf │ 文件目录表绘制.cmd │ 文件夹目录.txt │ 文件名目录.txt │ ├─点阵设计 │ 74HC595PW.pdf │ 正文点阵设计.doc │ ├─Use595_4(Alexi) │ Use595_2.c │ Use595_4.hex │ Use595_4(Alexi).PW ...
https://www.eeworm.com/dl/648/390308.html
下载: 58
查看: 1465