搜索结果

找到约 1,986 项符合 BE 的查询结果

按分类筛选

显示更多分类

教程资料 WP328-FPGA的语音数据融合

  The SDI standards are the predominant standards for uncompressed digital videointerfaces in the broadcast studio and video production center. The first SDI standard,SD-SDI, allowed standard-definition digital video to be transported over the coaxial cableinfrastructure initially instal ...
https://www.eeworm.com/dl/fpga/doc/32603.html
下载: 184
查看: 1037

教程资料 基于Xilinx FPGA的双输出DC/DC转换器解决方案

  Xilinx FPGAs require at least two power supplies: VCCINTfor core circuitry and VCCO for I/O interface. For the latestXilinx FPGAs, including Virtex-II Pro, Virtex-II and Spartan-3, a third auxiliary supply, VCCAUX may be needed. Inmost cases, VCCAUX can share a power supply with VCCO.The ...
https://www.eeworm.com/dl/fpga/doc/32612.html
下载: 53
查看: 1083

教程资料 XAPP520将符合2.5V和3.3V I/O标准的7系列FPGA高性能I/O Bank进行连接

XAPP520将符合2.5V和3.3V I/O标准的7系列FPGA高性能I/O Bank进行连接  The I/Os in Xilinx® 7 series FPGAs are classified as either high range (HR) or high performance (HP) banks. HR I/O banks can be operated from 1.2V to 3.3V, whereas HP I/O banks are optimized for operation between 1.2V and ...
https://www.eeworm.com/dl/fpga/doc/32622.html
下载: 111
查看: 1149

教程资料 PLD对FPGA数据加密

SRAM-based FPGAs are non-volatile devices. Upon powerup, They are required to be programmed from an external source. This procedure allows anyone to easily monitor the bit-stream, and clone the device. The problem then becomes how can you effectively protect your intellectual property from others ...
https://www.eeworm.com/dl/fpga/doc/32637.html
下载: 35
查看: 1057

教程资料 CPLD库指南

Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the D ...
https://www.eeworm.com/dl/fpga/doc/32639.html
下载: 68
查看: 1043

教程资料 Virtex-5 GTP Transceiver Wizar

The LogiCORE™ GTP Wizard automates the task of creating HDL wrappers to configure the high-speed serial GTP transceivers in Virtex™-5 LXT and SXT devices. The menu-driven interface allows one or more GTP transceivers to be configured using pre-definedtemplates for popular industry standa ...
https://www.eeworm.com/dl/fpga/doc/32709.html
下载: 191
查看: 1059

教程资料 USB接口控制器参考设计,xilinx提供VHDL代码 us

USB接口控制器参考设计,xilinx提供VHDL代码 usb xilinx vhdl ;  This program is free software; you can redistribute it and/or modify ;  it under the terms of the GNU General Public License as published by ;  the Free Software Foundation; either version 2 of the License, or ;  ...
https://www.eeworm.com/dl/fpga/doc/32717.html
下载: 113
查看: 1065

教程资料 UART 4 UART参考设计,Xilinx提供VHDL代码

UART 4 UART参考设计,Xilinx提供VHDL代码 uart_vhdl This zip file contains the following folders:  \vhdl_source  -- Source VHDL files:      uart.vhd  - top level file      txmit.vhd - transmit portion of uart  &nb ...
https://www.eeworm.com/dl/fpga/doc/32719.html
下载: 155
查看: 1082

教程资料 8259 VHDL代码

a8259 可编程中断控制 altera提供 The a8259 is designed to simplify the implementation of the interrupt interface  in 8088 and 8086  based microcomputer systems. The device is known as a programmable interrupt controller.  The a8259 receives and prioritizes up to 8 interrupts,  ...
https://www.eeworm.com/dl/fpga/doc/32731.html
下载: 30
查看: 1070

通信网络 HITECH与电脑的通信协议

1 Communication Protocol (Computer as master)   The communication protocol describes here allows your computer to access 4096 internal registers (W0000-W4095) and 1024 internal relays&n ...
https://www.eeworm.com/dl/564/32771.html
下载: 183
查看: 1035