搜索结果
找到约 1,084 项符合
BASE-v 的查询结果
VHDL/FPGA/Verilog // -*- Mode: Verilog -*- // Filename : wb_master.v // Description : Wishbone Master Behavorial //
// -*- Mode: Verilog -*-
// Filename : wb_master.v
// Description : Wishbone Master Behavorial
// Author : Winefred Washington
// Created On : 2002 12 24
// Last Modified By: .
// Last Modified On: .
// Update Count : 0
// Status : Unknown, Use with caution!
// Description Specification
// General ...
Linux/Unix编程 robocup 2D防真base平台 是运行/开发防真机器人的必备平台
robocup 2D防真base平台
是运行/开发防真机器人的必备平台
其他书籍 Because of the poor observability of Inertial Navigation System on stationary base, the estimation
Because of the poor observability of Inertial Navigation System on stationary base, the estimation
error of the azimuth will converge very slowly in initial alignment by means of Kalmari filtering, and making the
time initial alignment is longer. In this paper, a fast estimation method of the azimut ...
matlab例程 This diskette (version 1.0) contains demonstration programs and source codes in MATLAB (v.5.2) for a
This diskette (version 1.0) contains demonstration programs and source codes in MATLAB (v.5.2) for algorithms listed in the textbook Global Positioning Systems, Inertial Navigation, and Integration, by M. S. Grewal, Lawrence Weill, and A. P. Andrews, published by John Wiley and Sons, 2000.
Contents: ...
其他 个人所得税计算器 v个人所得税计算器
个人所得税计算器 v个人所得税计算器
VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH
Top module name : SHIFTER (File name : SHIFTER.v)
2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT.
3. Output pins: OUT [15:0].
4. Input signals generated from test pattern are latched in one cycle and are
synchronized at clock rising edge.
5. The SHIFT signal describes the shift number. The shift ...
VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH
Top module name : SHIFTER (File name : SHIFTER.v)
2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT.
3. Output pins: OUT [15:0].
4. Input signals generated from test pattern are latched in one cycle and are
synchronized at clock rising edge.
5. The SHIFT signal describes the shift number. The shift ...
书籍源码 代码分为两部分：ff_const_mul.v和ff_mul.v
代码分为两部分：ff_const_mul.v和ff_mul.v，从而实现GF乘法器，VERILOG编写
数学计算 牛顿迭代法 若高阶非线性方程组: u ( x , y) = 0 v ( x , y) = 0 可以用迭代公式
牛顿迭代法
若高阶非线性方程组:
u ( x , y) = 0
v ( x , y) = 0
可以用迭代公式
电子书籍 ram_dp_ar_aw.v 应该蛮有用的
ram_dp_ar_aw.v 应该蛮有用的