搜索结果

找到约 185 项符合 Automation-synthesis 的查询结果

嵌入式/单片机编程 Good morning, dear teachers. I am very glad to be here for your interview. my name is xx.I am 21 yea

Good morning, dear teachers. I am very glad to be here for your interview. my name is xx.I am 21 years old. I come from Dafang, a small town of Guizhou province. My undergraduate period will be accomplished in East China Jiaotong University. I major in electrical engineering and automation. I am int ...
https://www.eeworm.com/dl/647/376144.html
下载: 166
查看: 1449

VHDL/FPGA/Verilog DDR SDRAM控制器的VHDL源代码

DDR SDRAM控制器的VHDL源代码,含详细设计文档。 The DDR, DCM, and SelectI/O&#8482 features in the Virtex&#8482 -II architecture make it the perfect choice for implementing a controller of a Double Data Rate (DDR) SDRAM. The Digital Clock Manager (DCM) provides the required Delay Locked Loop (DLL), Dig ...
https://www.eeworm.com/dl/663/379154.html
下载: 47
查看: 1064

VC书籍 Visual Studio 6.0是Microsoft公司推出的一个可视化应用程序集成开发环境(IDE Integrate Develop Environment)。 Visual Studio

Visual Studio 6.0是Microsoft公司推出的一个可视化应用程序集成开发环境(IDE Integrate Develop Environment)。 Visual Studio IDE不仅支持Visual C++,还支持Visual Basic、Visual J++、Visual InterDev等Microsoft系列开发工具。 本简介介绍了通过 ActiveX Automation 接口显示 AutoCAD 对象以及使用 Visual Basic ...
https://www.eeworm.com/dl/686/391547.html
下载: 151
查看: 1104

BREW编程 ECE345, Visual-to-Audio Electronic Travel Aid Code for TM320C54x (v2a.asm) download This project

ECE345, Visual-to-Audio Electronic Travel Aid Code for TM320C54x (v2a.asm) download This project involves the design and implementation of a audio synthesis device that converts moving images into audio signals. The system is built on a TM320C54x DSP with interface to an IMAQ camera module via the ...
https://www.eeworm.com/dl/657/399136.html
下载: 162
查看: 1052

单片机开发 8051单片机源码verilog版本 包括rtl

8051单片机源码verilog版本 包括rtl, testbench, synthesis
https://www.eeworm.com/dl/648/405803.html
下载: 61
查看: 1054

VHDL/FPGA/Verilog 1. Learn the basic constructs of VHDL 2. Learn the modeling structure of VHDL 3. Understand the de

1. Learn the basic constructs of VHDL 2. Learn the modeling structure of VHDL 3. Understand the design environments – Simulation – Synthesis
https://www.eeworm.com/dl/663/406081.html
下载: 49
查看: 1043

单片机开发 Many CAD users dismiss schematic capture as a necessary evil in the process of creating PCB layout

Many CAD users dismiss schematic capture as a necessary evil in the process of creating PCB layout but we have always disputed this point of view. With PCB layout now offering automation of both component placement and track routing, getting the design into the computer can often be the most time co ...
https://www.eeworm.com/dl/648/412340.html
下载: 43
查看: 1042

Java编程 In the bank all the activities are being done manually .As the bank widens its services & it finds d

In the bank all the activities are being done manually .As the bank widens its services & it finds difficult to manage its operations manually and hence this leads to the automation of some of its operations. Banking Information system is a windows based applications. This project mainly deal ...
https://www.eeworm.com/dl/633/422493.html
下载: 105
查看: 1024

其他 This project mainly deals with automating the tasks of Purchasing, maintaining,manfactioring and tra

This project mainly deals with automating the tasks of Purchasing, maintaining,manfactioring and transacting the goods.In the Inventory Automation System the key process includes the activities such as maintenance of stock details, maintenance of receipts and items etc. It is a tedious job to main ...
https://www.eeworm.com/dl/534/430545.html
下载: 125
查看: 1030

VHDL/FPGA/Verilog The xapp851.zip archive includes the following subdirectories. The specific contents of each subdi

The xapp851.zip archive includes the following subdirectories. The specific contents of each subdirectory below: \rtl - HDL design files \sim - simulation files \synth - Synthesis related files \par - Place/Route related files
https://www.eeworm.com/dl/663/439955.html
下载: 43
查看: 1034