搜索结果

找到约 2,974 项符合 AS-Interface 的查询结果

Windows Mobile Retrieving list of known operators using Radio Interface Layer (RIL) Windows Mobile

Retrieving list of known operators using Radio Interface Layer (RIL) Windows Mobile
https://www.eeworm.com/dl/677/469404.html
下载: 65
查看: 1018

嵌入式/单片机编程 PLX 公司 PLX9054 pci target controller local bus interface vhdl programe

PLX 公司 PLX9054 pci target controller local bus interface vhdl programe
https://www.eeworm.com/dl/647/469465.html
下载: 53
查看: 1048

FlashMX/Flex源码 Flash游戏大赛获奖作品.只有25行的AS游戏.

Flash游戏大赛获奖作品.只有25行的AS游戏.
https://www.eeworm.com/dl/661/469740.html
下载: 70
查看: 1039

Java编程 ashgdahsd asgd asd asdha sdshagda shd as hdjsh adh sjad shd ja dsd

ashgdahsd asgd asd asdha sdshagda shd as hdjsh adh sjad shd ja dsd
https://www.eeworm.com/dl/633/470636.html
下载: 176
查看: 1102

Linux/Unix编程 Using Linux As A Router

Using Linux As A Router
https://www.eeworm.com/dl/619/470647.html
下载: 135
查看: 1024

微处理器开发 ARM ContextM3 Interface GLCD

ARM ContextM3 Interface GLCD
https://www.eeworm.com/dl/655/470755.html
下载: 167
查看: 1061

3G开发 This Simulink model simulates as an example the transmission and reception of random digital data mo

This Simulink model simulates as an example the transmission and reception of random digital data modulated with GMSK. The purpose of this model is to illustrate how part of the GSM transmission and reception works. It also measures the BER, affected by an AWGN channel.
https://www.eeworm.com/dl/701/470851.html
下载: 121
查看: 1084

VHDL/FPGA/Verilog interface pc to virtex

interface pc to virtex
https://www.eeworm.com/dl/663/471412.html
下载: 132
查看: 1022

VHDL/FPGA/Verilog interface on virtex test ram

interface on virtex test ram
https://www.eeworm.com/dl/663/471414.html
下载: 29
查看: 1021

VHDL/FPGA/Verilog RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR (Not OR) logic gates. The stored bit is present on the output marked Q. Normally, in stor ...
https://www.eeworm.com/dl/663/471663.html
下载: 145
查看: 1070