transcript

来自「流水线CPU的Verilog代码.rar」· 代码 · 共 3 行

# Reading D:/Program Files/altera/81/modelsim_ae/tcl/vsim/pref.tcl 
# OpenFile {C:/Users/Administrator/Desktop/Pipelined CPU(2rd time)/instruction_decode.v}