full_1c20.v

基于Nios II的汽车智能防盗导航系统核心作为嵌入式系统发展趋势

                                  cpu_data_master_write,
                                  cpu_data_master_writedata,
                                  reset_n,

                                 // outputs:
                                  alarm_pio_s1_address,
                                  alarm_pio_s1_chipselect,
                                  alarm_pio_s1_reset_n,
                                  alarm_pio_s1_write_n,
                                  alarm_pio_s1_writedata,
                                  cpu_data_master_granted_alarm_pio_s1,
                                  cpu_data_master_qualified_request_alarm_pio_s1,
                                  cpu_data_master_read_data_valid_alarm_pio_s1,
                                  cpu_data_master_requests_alarm_pio_s1,
                                  d1_alarm_pio_s1_end_xfer
                               );

  output  [  1: 0] alarm_pio_s1_address;
  output           alarm_pio_s1_chipselect;
  output           alarm_pio_s1_reset_n;
  output           alarm_pio_s1_write_n;
  output  [  3: 0] alarm_pio_s1_writedata;
  output           cpu_data_master_granted_alarm_pio_s1;
  output           cpu_data_master_qualified_request_alarm_pio_s1;
  output           cpu_data_master_read_data_valid_alarm_pio_s1;
  output           cpu_data_master_requests_alarm_pio_s1;
  output           d1_alarm_pio_s1_end_xfer;
  input            clk;
  input   [ 25: 0] cpu_data_master_address_to_slave;
  input            cpu_data_master_read;
  input            cpu_data_master_waitrequest;
  input            cpu_data_master_write;
  input   [ 31: 0] cpu_data_master_writedata;
  input            reset_n;

  wire    [  1: 0] alarm_pio_s1_address;
  wire             alarm_pio_s1_allgrants;
  wire             alarm_pio_s1_allow_new_arb_cycle;
  wire             alarm_pio_s1_any_continuerequest;
  wire             alarm_pio_s1_arb_counter_enable;
  reg     [  2: 0] alarm_pio_s1_arb_share_counter;
  wire    [  2: 0] alarm_pio_s1_arb_share_counter_next_value;
  wire    [  2: 0] alarm_pio_s1_arb_share_set_values;
  wire             alarm_pio_s1_arbitration_holdoff_internal;
  wire             alarm_pio_s1_beginbursttransfer_internal;
  wire             alarm_pio_s1_begins_xfer;
  wire             alarm_pio_s1_chipselect;
  wire             alarm_pio_s1_end_xfer;
  wire             alarm_pio_s1_firsttransfer;
  wire             alarm_pio_s1_grant_vector;
  wire             alarm_pio_s1_in_a_read_cycle;
  wire             alarm_pio_s1_in_a_write_cycle;
  wire             alarm_pio_s1_master_qreq_vector;
  wire             alarm_pio_s1_reset_n;
  reg              alarm_pio_s1_slavearbiterlockenable;
  wire             alarm_pio_s1_waits_for_read;
  wire             alarm_pio_s1_waits_for_write;
  wire             alarm_pio_s1_write_n;
  wire    [  3: 0] alarm_pio_s1_writedata;
  wire             cpu_data_master_arbiterlock;
  wire             cpu_data_master_continuerequest;
  wire             cpu_data_master_granted_alarm_pio_s1;
  wire             cpu_data_master_qualified_request_alarm_pio_s1;
  wire             cpu_data_master_read_data_valid_alarm_pio_s1;
  wire             cpu_data_master_requests_alarm_pio_s1;
  wire             cpu_data_master_saved_grant_alarm_pio_s1;
  reg              d1_alarm_pio_s1_end_xfer;
  reg              d1_reasons_to_wait;
  wire             in_a_read_cycle;
  wire             in_a_write_cycle;
  wire             wait_for_alarm_pio_s1_counter;
  always @(posedge clk or negedge reset_n)
    begin
      if (reset_n == 0)
          d1_reasons_to_wait <= 0;
      else if (1)
          d1_reasons_to_wait <= ~alarm_pio_s1_end_xfer;
    end


  assign alarm_pio_s1_begins_xfer = ~d1_reasons_to_wait & ((cpu_data_master_qualified_request_alarm_pio_s1));
  assign cpu_data_master_requests_alarm_pio_s1 = ({cpu_data_master_address_to_slave[25 : 4] , 4'b0} == 26'h8110d0) & (cpu_data_master_read | cpu_data_master_write);
  //alarm_pio_s1_arb_share_counter set values, which is an e_mux
  assign alarm_pio_s1_arb_share_set_values = 1;

  //alarm_pio_s1_arb_share_counter_next_value assignment, which is an e_assign
  assign alarm_pio_s1_arb_share_counter_next_value = alarm_pio_s1_firsttransfer ? (alarm_pio_s1_arb_share_set_values - 1) : |alarm_pio_s1_arb_share_counter ? (alarm_pio_s1_arb_share_counter - 1) : 0;

  //alarm_pio_s1_allgrants all slave grants, which is an e_mux
  assign alarm_pio_s1_allgrants = |alarm_pio_s1_grant_vector;

  //alarm_pio_s1_end_xfer assignment, which is an e_assign
  assign alarm_pio_s1_end_xfer = ~(alarm_pio_s1_waits_for_read | alarm_pio_s1_waits_for_write);

  //alarm_pio_s1_arb_share_counter arbitration counter enable, which is an e_assign
  assign alarm_pio_s1_arb_counter_enable = alarm_pio_s1_end_xfer & alarm_pio_s1_allgrants;

  //alarm_pio_s1_arb_share_counter counter, which is an e_register
  always @(posedge clk or negedge reset_n)
    begin
      if (reset_n == 0)
          alarm_pio_s1_arb_share_counter <= 0;
      else if (alarm_pio_s1_arb_counter_enable)
          alarm_pio_s1_arb_share_counter <= alarm_pio_s1_arb_share_counter_next_value;
    end


  //alarm_pio_s1_slavearbiterlockenable slave enables arbiterlock, which is an e_register
  always @(posedge clk or negedge reset_n)
    begin
      if (reset_n == 0)
          alarm_pio_s1_slavearbiterlockenable <= 0;
      else if (|alarm_pio_s1_master_qreq_vector & alarm_pio_s1_end_xfer)
          alarm_pio_s1_slavearbiterlockenable <= |alarm_pio_s1_arb_share_counter_next_value;
    end


  //cpu/data_master alarm_pio/s1 arbiterlock, which is an e_assign
  assign cpu_data_master_arbiterlock = alarm_pio_s1_slavearbiterlockenable & cpu_data_master_continuerequest;

  //alarm_pio_s1_any_continuerequest at least one master continues requesting, which is an e_assign
  assign alarm_pio_s1_any_continuerequest = 0;

  //cpu_data_master_continuerequest continued request, which is an e_assign
  assign cpu_data_master_continuerequest = 0;

  assign cpu_data_master_qualified_request_alarm_pio_s1 = cpu_data_master_requests_alarm_pio_s1 & ~(((~cpu_data_master_waitrequest) & cpu_data_master_write));
  //alarm_pio_s1_writedata mux, which is an e_mux
  assign alarm_pio_s1_writedata = cpu_data_master_writedata;

  //master is always granted when requested
  assign cpu_data_master_granted_alarm_pio_s1 = cpu_data_master_qualified_request_alarm_pio_s1;

  //cpu/data_master saved-grant alarm_pio/s1, which is an e_assign
  assign cpu_data_master_saved_grant_alarm_pio_s1 = cpu_data_master_requests_alarm_pio_s1;

  //allow new arb cycle for alarm_pio/s1, which is an e_assign
  assign alarm_pio_s1_allow_new_arb_cycle = 1;

  //placeholder chosen master
  assign alarm_pio_s1_grant_vector = 1;

  //placeholder vector of master qualified-requests
  assign alarm_pio_s1_master_qreq_vector = 1;

  //alarm_pio_s1_reset_n assignment, which is an e_assign
  assign alarm_pio_s1_reset_n = reset_n;

  assign alarm_pio_s1_chipselect = cpu_data_master_granted_alarm_pio_s1;
  //alarm_pio_s1_firsttransfer first transaction, which is an e_assign
  assign alarm_pio_s1_firsttransfer = ~(alarm_pio_s1_slavearbiterlockenable & alarm_pio_s1_any_continuerequest);

  //alarm_pio_s1_beginbursttransfer_internal begin burst transfer, which is an e_assign
  assign alarm_pio_s1_beginbursttransfer_internal = alarm_pio_s1_begins_xfer & alarm_pio_s1_firsttransfer;

  //alarm_pio_s1_arbitration_holdoff_internal arbitration_holdoff, which is an e_assign
  assign alarm_pio_s1_arbitration_holdoff_internal = alarm_pio_s1_begins_xfer & alarm_pio_s1_firsttransfer;

  //~alarm_pio_s1_write_n assignment, which is an e_mux
  assign alarm_pio_s1_write_n = ~(cpu_data_master_granted_alarm_pio_s1 & cpu_data_master_write);

  //alarm_pio_s1_address mux, which is an e_mux
  assign alarm_pio_s1_address = cpu_data_master_address_to_slave >> 2;

  //d1_alarm_pio_s1_end_xfer register, which is an e_register
  always @(posedge clk or negedge reset_n)
    begin
      if (reset_n == 0)
          d1_alarm_pio_s1_end_xfer <= 1;
      else if (1)
          d1_alarm_pio_s1_end_xfer <= alarm_pio_s1_end_xfer;
    end


  //alarm_pio_s1_waits_for_read in a cycle, which is an e_mux
  assign alarm_pio_s1_waits_for_read = alarm_pio_s1_in_a_read_cycle & alarm_pio_s1_begins_xfer;

  //alarm_pio_s1_in_a_read_cycle assignment, which is an e_assign
  assign alarm_pio_s1_in_a_read_cycle = cpu_data_master_granted_alarm_pio_s1 & cpu_data_master_read;

  //in_a_read_cycle assignment, which is an e_mux
  assign in_a_read_cycle = alarm_pio_s1_in_a_read_cycle;

  //alarm_pio_s1_waits_for_write in a cycle, which is an e_mux
  assign alarm_pio_s1_waits_for_write = alarm_pio_s1_in_a_write_cycle & 0;

  //alarm_pio_s1_in_a_write_cycle assignment, which is an e_assign
  assign alarm_pio_s1_in_a_write_cycle = cpu_data_master_granted_alarm_pio_s1 & cpu_data_master_write;

  //in_a_write_cycle assignment, which is an e_mux
  assign in_a_write_cycle = alarm_pio_s1_in_a_write_cycle;

  assign wait_for_alarm_pio_s1_counter = 0;

  // synthesis attribute alarm_pio_s1_arbitrator auto_dissolve FALSE

endmodule


module bswap_cpu_s1_arbitrator (
                                 // inputs:
                                  bswap_cpu_s1_result,
                                  bswap_cpu_s1_select,
                                  clk,
                                  cpu_custom_instruction_master_combo_dataa,
                                  cpu_custom_instruction_master_combo_datab,
                                  reset_n,

                                 // outputs:
                                  bswap_cpu_s1_dataa,
                                  bswap_cpu_s1_datab,
                                  bswap_cpu_s1_result_from_sa
                               );

  output  [ 31: 0] bswap_cpu_s1_dataa;
  output  [ 31: 0] bswap_cpu_s1_datab;
  output  [ 31: 0] bswap_cpu_s1_result_from_sa;
  input   [ 31: 0] bswap_cpu_s1_result;
  input            bswap_cpu_s1_select;
  input            clk;
  input   [ 31: 0] cpu_custom_instruction_master_combo_dataa;
  input   [ 31: 0] cpu_custom_instruction_master_combo_datab;
  input            reset_n;

  wire    [ 31: 0] bswap_cpu_s1_dataa;
  wire    [ 31: 0] bswap_cpu_s1_datab;
  wire    [ 31: 0] bswap_cpu_s1_result_from_sa;
  assign bswap_cpu_s1_dataa = cpu_custom_instruction_master_combo_dataa;
  assign bswap_cpu_s1_datab = cpu_custom_instruction_master_combo_datab;
  //assign bswap_cpu_s1_result_from_sa = bswap_cpu_s1_result so that symbol knows where to group signals which may go to master only, which is an e_assign
  assign bswap_cpu_s1_result_from_sa = bswap_cpu_s1_result;


  // synthesis attribute bswap_cpu_s1_arbitrator auto_dissolve FALSE

endmodule


module button_pio_s1_arbitrator (
                                  // inputs:
                                   button_pio_s1_readdata,