📄 mul8.vhd
字号:
--------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 16:22:14 04/01/08
-- Design Name:
-- Module Name: mul8 - Behavioral
-- Project Name:
-- Target Device:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
--------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
---a^8:x^12*b4+(b3+b12)*x^11+(b2+b12+b11)*x^10+(b11+b10+b1)*x^9+(b12+b0+b10+b9)*x^8+(b11+b12+b9+b8)*x^7+(b11+b10+b8+b7)*x^6+(b7+b9+b10+b6)*x^5+(b6+b8+b9+b5)*x^4+(b5+b7+b8)*x^3+(b6+b7)*x^2+(b5+b6)*x+b5
entity mul8 is
port(
mul8_in:in std_logic_vector(12 downto 0); --msb_lsb
mul8_out:out std_logic_vector(12 downto 0)
);
end mul8;
architecture Behavioral of mul8 is
begin
mul8_out(0)<=mul8_in(5);
mul8_out(1)<=mul8_in(5) xor mul8_in(6);
mul8_out(2)<=mul8_in(6) xor mul8_in(7);
mul8_out(3)<=mul8_in(5) xor mul8_in(7) xor mul8_in(8);
mul8_out(4)<=mul8_in(5) xor mul8_in(6) xor mul8_in(8) xor mul8_in(9);
mul8_out(5)<=mul8_in(6) xor mul8_in(7) xor mul8_in(9) xor mul8_in(10);
mul8_out(6)<=mul8_in(7) xor mul8_in(8) xor mul8_in(10) xor mul8_in(11);
mul8_out(7)<=mul8_in(8) xor mul8_in(9) xor mul8_in(11) xor mul8_in(12);
mul8_out(8)<=mul8_in(0) xor mul8_in(9) xor mul8_in(10) xor mul8_in(12);
mul8_out(9)<=mul8_in(1) xor mul8_in(10) xor mul8_in(11);
mul8_out(10)<=mul8_in(2) xor mul8_in(11) xor mul8_in(12);
mul8_out(11)<=mul8_in(3) xor mul8_in(12);
mul8_out(12)<=mul8_in(4);
end Behavioral;
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -