mul42.vhd

来自「bch 编码和译码」· VHDL 代码 · 共 60 行

--------------------------------------------------------------------------------
-- Company: 
-- Engineer:
--
-- Create Date:    16:47:12 04/09/08
-- Design Name:    
-- Module Name:    mul42 - Behavioral
-- Project Name:   
-- Target Device:  
-- Tool versions:  
-- Description:
--
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
--------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity mul42 is
	port(mul42_in:in std_logic_vector(12 downto 0);	  --msb_lsb
	     mul42_out:out std_logic_vector(12 downto 0)
		  );
end mul42;

architecture Behavioral of mul42 is

begin

mul42_out(0)<=mul42_in(9) xor mul42_in(10) xor mul42_in(11) xor mul42_in(8) xor mul42_in(3) xor mul42_in(5) xor mul42_in(0)  xor mul42_in(2)  xor mul42_in(6)  xor mul42_in(7);
mul42_out(1)<=mul42_in(4) xor mul42_in(2) xor mul42_in(1) xor mul42_in(5) xor mul42_in(12);
mul42_out(2)<=mul42_in(6) xor mul42_in(2) xor mul42_in(3) xor mul42_in(5);
mul42_out(3)<=mul42_in(9) xor mul42_in(4) xor mul42_in(0) xor mul42_in(11) xor mul42_in(5) xor mul42_in(8) xor mul42_in(10) xor mul42_in(2);
mul42_out(4)<=mul42_in(1) xor mul42_in(12) xor mul42_in(8) xor mul42_in(2) xor mul42_in(0) xor mul42_in(7);
mul42_out(5)<=mul42_in(3) xor mul42_in(8) xor mul42_in(9) xor mul42_in(1) xor mul42_in(0) xor mul42_in(2);
mul42_out(6)<=mul42_in(9) xor mul42_in(1) xor mul42_in(2) xor mul42_in(10) xor mul42_in(3) xor mul42_in(0) xor mul42_in(4);
mul42_out(7)<=mul42_in(5) xor mul42_in(2) xor mul42_in(1) xor mul42_in(0) xor mul42_in(11) xor mul42_in(10) xor mul42_in(4) xor mul42_in(3);
mul42_out(8)<=mul42_in(11) xor mul42_in(0) xor mul42_in(2) xor mul42_in(1) xor mul42_in(6) xor mul42_in(3) xor mul42_in(5) xor mul42_in(4) xor mul42_in(12);
mul42_out(9)<=mul42_in(5) xor mul42_in(2) xor mul42_in(12) xor mul42_in(7) xor mul42_in(4) xor mul42_in(6) xor mul42_in(1) xor mul42_in(3);
mul42_out(10)<=mul42_in(5) xor mul42_in(4) xor mul42_in(6) xor mul42_in(0) xor mul42_in(7) xor mul42_in(2) xor mul42_in(8) xor mul42_in(3);
mul42_out(11)<=mul42_in(3) xor mul42_in(0) xor mul42_in(1) xor mul42_in(6) xor mul42_in(8) xor mul42_in(9) xor mul42_in(5) xor mul42_in(4) xor mul42_in(7);
mul42_out(12)<=mul42_in(10) xor mul42_in(2) xor mul42_in(4) xor mul42_in(1) xor mul42_in(9) xor mul42_in(7) xor mul42_in(8) xor mul42_in(5) xor mul42_in(6);


end Behavioral;


--(b10+b2+b4+b1+b9+b7+b8+b5+b6)*x^12+(b3+b0+b1+b6+b8+b9+b5+b4+b7)*x^11+(b5+b4+b6+b0+b7+b2+b8+b3)*x^10+(b5+b2+b12+b7+b4+b6+b1+b3)*x^9+(b11+b0+b2+b1+b6+b3+b5+b4+b12)*x^8+(b5+b2+b1+b0+b11+b10+b4+b3)*x^7+(b9+b1+b2+b10+b3+b0+b4)*x^6+(b3+b8+b9+b1+b0+b2)*x^5+(b1+b12+b8+b2+b0+b7)*x^4+(b9+b4+b0+b11+b5+b8+b10+b2)*x^3+(b6+b2+b3+b5)*x^2+(b4+b2+b1+b5+b12)*x
--+b9+b10+b11+b8+b3+b5+b0+b2+b6+b7