⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 mul4.rpt

📁 分析二进制乘法中计算步骤(多少次加法
💻 RPT
📖 第 1 页 / 共 3 页
字号:
-- Node name is '|LPM_ADD_SUB:264|addcore:adder|addcore:adder0|ps2' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC030', type is buried 
_LC030   = LCELL( _EQ015 $  _EQ016);
  _EQ015 =  a2 &  b0 &  _X008;
  _X008  = EXP( a1 &  b1);
  _EQ016 =  _X008;
  _X008  = EXP( a1 &  b1);

-- Node name is '|LPM_ADD_SUB:264|addcore:adder|addcore:adder0|ps3' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC029', type is buried 
_LC029   = LCELL( _EQ017 $  _EQ018);
  _EQ017 =  a3 &  b0 &  _X007;
  _X007  = EXP( a2 &  b1);
  _EQ018 =  _X007;
  _X007  = EXP( a2 &  b1);

-- Node name is '|LPM_ADD_SUB:264|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC025', type is buried 
_LC025   = LCELL( _EQ019 $  GND);
  _EQ019 =  a0 &  a1 &  a2 &  b0 &  b1
         #  a0 &  a1 &  b0 &  b1 &  _LC030
         # !b0 & !_LC030 &  _X009
         # !a1 & !_LC030 &  _X009
         # !_LC030 &  _X009 &  _X010;
  _X009  = EXP( a1 &  a2 &  b0 &  b1);
  _X010  = EXP( a0 &  b1);

-- Node name is '|LPM_ADD_SUB:264|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC002', type is buried 
_LC002   = LCELL( _EQ020 $  _LC032);
  _EQ020 = !_LC029 &  _X011;
  _X011  = EXP( a2 &  a3 &  b0 &  b1);

-- Node name is '|LPM_ADD_SUB:264|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC001', type is buried 
_LC001   = LCELL( _EQ021 $ !_LC031);
  _EQ021 =  _X012;
  _X012  = EXP( a3 &  b1);

-- Node name is '|LPM_ADD_SUB:264|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC003', type is buried 
_LC003   = LCELL( _EQ022 $  GND);
  _EQ022 =  a3 &  b1 &  _LC031;

-- Node name is '|LPM_ADD_SUB:265|addcore:adder|addcore:adder0|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC008', type is buried 
_LC008   = LCELL( _EQ023 $  GND);
  _EQ023 =  a0 &  a1 & !a2 &  a3 &  b0 &  b1 &  b2 &  _X007
         #  a2 &  a3 &  b0 &  b1 &  b2
         #  a2 &  b2 &  _LC001 &  _X013;
  _X007  = EXP( a2 &  b1);
  _X013  = EXP(!_LC003 & !_LC016);

-- Node name is '|LPM_ADD_SUB:265|addcore:adder|addcore:adder0|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC007', type is buried 
_LC007   = LCELL( _EQ024 $  _EQ025);
  _EQ024 =  a1 &  b2 &  _LC002;
  _EQ025 =  a0 &  b2 & !_LC005 &  _LC025 &  _X014;
  _X014  = EXP( a1 &  b2 &  _LC002);

-- Node name is '|LPM_ADD_SUB:265|addcore:adder|addcore:adder0|ps3' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC005', type is buried 
_LC005   = LCELL( _EQ026 $ !_LC002);
  _EQ026 =  a1 &  b2 & !_LC002;

-- Node name is '|LPM_ADD_SUB:265|addcore:adder|addcore:adder0|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC013', type is buried 
_LC013   = LCELL( _EQ027 $  GND);
  _EQ027 = !_LC001 &  _X015;
  _X015  = EXP( a2 &  b2);

-- Node name is '|LPM_ADD_SUB:265|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC010', type is buried 
_LC010   = LCELL( _EQ028 $  _EQ029);
  _EQ028 = !_LC005 &  _X014;
  _X014  = EXP( a1 &  b2 &  _LC002);
  _EQ029 =  a0 &  b2 &  _LC025;

-- Node name is '|LPM_ADD_SUB:265|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC009', type is buried 
_LC009   = LCELL( _EQ030 $  _LC007);
  _EQ030 = !_LC013 &  _X016;
  _X016  = EXP( a2 &  b2 &  _LC001);

-- Node name is '|LPM_ADD_SUB:265|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC006', type is buried 
_LC006   = LCELL( _EQ031 $  _EQ032);
  _EQ031 =  a2 &  b2 &  _LC001
         #  _LC007 & !_LC013;
  _EQ032 =  _X013 &  _X017;
  _X013  = EXP(!_LC003 & !_LC016);
  _X017  = EXP( a3 &  b1 &  b2 &  _LC031);

-- Node name is '|LPM_ADD_SUB:265|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC004', type is buried 
_LC004   = LCELL( _EQ033 $  _LC008);
  _EQ033 =  _LC007 & !_LC008 & !_LC013 &  _X013;
  _X013  = EXP(!_LC003 & !_LC016);

-- Node name is '|LPM_ADD_SUB:265|datab_node5' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC016', type is buried 
_LC016   = LCELL( _EQ034 $  GND);
  _EQ034 =  a3 &  b2;

-- Node name is '|LPM_ADD_SUB:274|addcore:adder|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC018', type is buried 
_LC018   = LCELL( _EQ035 $  GND);
  _EQ035 =  a1 &  b3 &  _LC009 & !_LC020 &  _X005
         #  a2 &  b3 &  _LC006 & !_LC020
         #  a3 &  b3 &  _LC004;
  _X005  = EXP(!_LC006 & !_LC022);

-- Node name is '|LPM_ADD_SUB:274|addcore:adder|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC019', type is buried 
_LC019   = LCELL( _EQ036 $  GND);
  _EQ036 = !_LC009 &  _X018;
  _X018  = EXP( a1 &  b3);

-- Node name is '|LPM_ADD_SUB:274|addcore:adder|ps6' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC020', type is buried 
_LC020   = LCELL( _EQ037 $ !_LC004);
  _EQ037 =  a3 &  b3 & !_LC004;

-- Node name is '|LPM_ADD_SUB:274|datab_node3' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC021', type is buried 
_LC021   = LCELL( _EQ038 $  GND);
  _EQ038 =  a0 &  b3;

-- Node name is '|LPM_ADD_SUB:274|datab_node5' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC022', type is buried 
_LC022   = LCELL( _EQ039 $  GND);
  _EQ039 =  a2 &  b3;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X007 occurs in LABs A, B




Project Information                                           e:\mul4\mul4.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,652K

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -