⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 elevator.map.rpt

📁 六层电梯控制vhdl六层电梯控制vhdl六层电梯控制vhdl六层电梯控制vhdl六层电梯控制vhdl
💻 RPT
📖 第 1 页 / 共 3 页
字号:
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 30    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; elerun:inst3|posreg[0]                 ; 29      ;
; elerun:inst3|cleardn                   ; 12      ;
; elerun:inst3|clearup                   ; 12      ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |elevator|elerun:inst3|posreg[2] ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |elevator|elerun:inst3|udsig[6]  ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; Yes        ; |elevator|elerun:inst3|udsig[1]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |elevator|elerun:inst3|mylift~48 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version
    Info: Processing started: Sun Dec 28 15:43:55 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator
Info: Found 1 design units, including 1 entities, in source file elevator.bdf
    Info: Found entity 1: elevator
Info: Found 2 design units, including 1 entities, in source file clkdiv.vhd
    Info: Found design unit 1: clkdiv-behave
    Info: Found entity 1: clkdiv
Info: Found 2 design units, including 1 entities, in source file floorled.vhd
    Info: Found design unit 1: floorled-behave
    Info: Found entity 1: floorled
Info: Found 2 design units, including 1 entities, in source file elerun.vhd
    Info: Found design unit 1: elerun-sixflift
    Info: Found entity 1: elerun
Info: Found 2 design units, including 1 entities, in source file keypro.vhd
    Info: Found design unit 1: keypro-behave
    Info: Found entity 1: keypro
Info: Elaborating entity "elevator" for the top level hierarchy
Info: Elaborating entity "elerun" for hierarchy "elerun:inst3"
Warning (10492): VHDL Process Statement warning at elerun.vhd(45): signal "alarm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "clkdiv" for hierarchy "clkdiv:inst1"
Info: Elaborating entity "keypro" for hierarchy "keypro:inst"
Info: Elaborating entity "floorled" for hierarchy "floorled:inst2"
Warning (14130): Reduced register "floorled:inst2|posled[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "floorled:inst2|posled[7]" merged to single register "floorled:inst2|posled[4]"
Warning (14130): Reduced register "keypro:inst|fuplight[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "keypro:inst|fdnlight[6]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "elerun:inst3|udsig[0]" merged to single register "elerun:inst3|udsig[7]"
    Info: Duplicate register "elerun:inst3|udsig[3]" merged to single register "elerun:inst3|udsig[6]"
    Info: Duplicate register "elerun:inst3|udsig[4]" merged to single register "elerun:inst3|udsig[6]"
    Info: Duplicate register "elerun:inst3|udsig[5]" merged to single register "elerun:inst3|udsig[6]"
Warning (14130): Reduced register "elerun:inst3|udsig[7]" with stuck data_in port to stuck value GND
Info: State machine "|elevator|elerun:inst3|mylift" contains 12 states
Info: Selected Auto state machine encoding method for state machine "|elevator|elerun:inst3|mylift"
Info: Encoding result for state machine "|elevator|elerun:inst3|mylift"
    Info: Completed encoding using 12 state bits
        Info: Encoded state bit "elerun:inst3|mylift.stop"
        Info: Encoded state bit "elerun:inst3|mylift.down"
        Info: Encoded state bit "elerun:inst3|mylift.up"
        Info: Encoded state bit "elerun:inst3|mylift.doorwait6"
        Info: Encoded state bit "elerun:inst3|mylift.doorwait5"
        Info: Encoded state bit "elerun:inst3|mylift.doorwait4"
        Info: Encoded state bit "elerun:inst3|mylift.doorwait3"
        Info: Encoded state bit "elerun:inst3|mylift.doorwait2"
        Info: Encoded state bit "elerun:inst3|mylift.doorwait1"
        Info: Encoded state bit "elerun:inst3|mylift.doorclose"
        Info: Encoded state bit "elerun:inst3|mylift.dooropen"
        Info: Encoded state bit "elerun:inst3|mylift.stopon1"
    Info: State "|elevator|elerun:inst3|mylift.stopon1" uses code string "000000000000"
    Info: State "|elevator|elerun:inst3|mylift.dooropen" uses code string "000000000011"
    Info: State "|elevator|elerun:inst3|mylift.doorclose" uses code string "000000000101"
    Info: State "|elevator|elerun:inst3|mylift.doorwait1" uses code string "000000001001"
    Info: State "|elevator|elerun:inst3|mylift.doorwait2" uses code string "000000010001"
    Info: State "|elevator|elerun:inst3|mylift.doorwait3" uses code string "000000100001"
    Info: State "|elevator|elerun:inst3|mylift.doorwait4" uses code string "000001000001"
    Info: State "|elevator|elerun:inst3|mylift.doorwait5" uses code string "000010000001"
    Info: State "|elevator|elerun:inst3|mylift.doorwait6" uses code string "000100000001"
    Info: State "|elevator|elerun:inst3|mylift.up" uses code string "001000000001"
    Info: State "|elevator|elerun:inst3|mylift.down" uses code string "010000000001"
    Info: State "|elevator|elerun:inst3|mylift.stop" uses code string "100000000001"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "posled[0]" stuck at GND
    Warning (13410): Pin "udsig[7]" stuck at GND
    Warning (13410): Pin "udsig[0]" stuck at GND
Info: Registers with preset signals will power-up high
Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below.
    Info: Register "clkdiv:inst1|cnt[5]" lost all its fanouts during netlist optimizations.
    Info: Register "clkdiv:inst1|cnt[6]" lost all its fanouts during netlist optimizations.
    Info: Register "clkdiv:inst1|cnt[7]" lost all its fanouts during netlist optimizations.
Info: Implemented 212 device resources after synthesis - the final resource count might be different
    Info: Implemented 21 input pins
    Info: Implemented 17 output pins
    Info: Implemented 174 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Allocated 163 megabytes of memory during processing
    Info: Processing ended: Sun Dec 28 15:44:01 2008
    Info: Elapsed time: 00:00:06


⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -