br.rpt
来自「实现简单CPU功能的源码」· RPT 代码 · 共 667 行 · 第 1/2 页
RPT
667 行
Project Information q:\information\cpu2\br.rpt
MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 04/09/2007 13:27:58
Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
BR
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
br EPF10K10LC84-3 18 16 0 0 0 % 16 2 %
User Pins: 18 16 0
Project Information q:\information\cpu2\br.rpt
** PROJECT COMPILATION MESSAGES **
Warning: Ignored unnecessary INPUT pin 'cs31'
Warning: Ignored unnecessary INPUT pin 'cs30'
Warning: Ignored unnecessary INPUT pin 'cs29'
Warning: Ignored unnecessary INPUT pin 'cs28'
Warning: Ignored unnecessary INPUT pin 'cs27'
Warning: Ignored unnecessary INPUT pin 'cs26'
Warning: Ignored unnecessary INPUT pin 'cs25'
Warning: Ignored unnecessary INPUT pin 'cs24'
Warning: Ignored unnecessary INPUT pin 'cs23'
Warning: Ignored unnecessary INPUT pin 'cs22'
Warning: Ignored unnecessary INPUT pin 'cs20'
Warning: Ignored unnecessary INPUT pin 'cs19'
Warning: Ignored unnecessary INPUT pin 'cs18'
Warning: Ignored unnecessary INPUT pin 'cs17'
Warning: Ignored unnecessary INPUT pin 'cs16'
Warning: Ignored unnecessary INPUT pin 'cs15'
Warning: Ignored unnecessary INPUT pin 'cs14'
Warning: Ignored unnecessary INPUT pin 'cs13'
Warning: Ignored unnecessary INPUT pin 'cs12'
Warning: Ignored unnecessary INPUT pin 'cs11'
Warning: Ignored unnecessary INPUT pin 'cs10'
Warning: Ignored unnecessary INPUT pin 'cs9'
Warning: Ignored unnecessary INPUT pin 'cs8'
Warning: Ignored unnecessary INPUT pin 'cs7'
Warning: Ignored unnecessary INPUT pin 'cs6'
Warning: Ignored unnecessary INPUT pin 'cs5'
Warning: Ignored unnecessary INPUT pin 'cs4'
Warning: Ignored unnecessary INPUT pin 'cs3'
Warning: Ignored unnecessary INPUT pin 'cs2'
Warning: Ignored unnecessary INPUT pin 'cs1'
Warning: Ignored unnecessary INPUT pin 'cs0'
Device-Specific Information: q:\information\cpu2\br.rpt
br
***** Logic for device 'br' compiled without errors.
Device: EPF10K10LC84-3
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
^
C
R R R R R R R R b R R R O
E E E E E E E E m b r E E E N
S S S S S S S V S b r G _ S S S F
E E E E E E E C E r _ N o E E E _ ^
R R R R R R R C R c _ o D u R R R # D n
V V V V V V V I V s c i u I t V V V T O C
E E E E E E E N E 2 l n t N 1 E E E C N E
D D D D D D D T D 1 k 2 1 T 0 D D D K E O
-----------------------------------------------------------------_
/ 11 10 9 8 7 6 5 4 3 2 1 84 83 82 81 80 79 78 77 76 75 |
^DATA0 | 12 74 | #TDO
^DCLK | 13 73 | br_out6
^nCE | 14 72 | mbr_in15
#TDI | 15 71 | br_out12
mbr_in6 | 16 70 | mbr_in10
mbr_in13 | 17 69 | br_out13
mbr_in7 | 18 68 | GNDINT
br_out15 | 19 67 | mbr_in11
VCCINT | 20 66 | br_out5
br_out2 | 21 65 | br_out4
mbr_in8 | 22 EPF10K10LC84-3 64 | mbr_in5
br_out8 | 23 63 | VCCINT
br_out14 | 24 62 | RESERVED
br_out11 | 25 61 | RESERVED
GNDINT | 26 60 | RESERVED
RESERVED | 27 59 | br_out0
RESERVED | 28 58 | br_out3
RESERVED | 29 57 | #TMS
RESERVED | 30 56 | #TRST
^MSEL0 | 31 55 | ^nSTATUS
^MSEL1 | 32 54 | br_out7
|_ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 _|
------------------------------------------------------------------
V ^ R R R R R V G m m m V G b R m m R m m
C n E E E E E C N b b b C N r E b b E b b
C C S S S S S C D r r r C D _ S r r S r r
I O E E E E E I I _ _ _ I I o E _ _ E _ _
N N R R R R R N N i i i N N u R i i R i i
T F V V V V V T T n n n T T t V n n V n n
I E E E E E 0 3 1 9 E 1 9 E 4 1
G D D D D D D 4 D 2
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: q:\information\cpu2\br.rpt
br
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A22 8/ 8(100%) 4/ 8( 50%) 4/ 8( 50%) 1/2 0/2 9/22( 40%)
B14 8/ 8(100%) 3/ 8( 37%) 5/ 8( 62%) 1/2 0/2 9/22( 40%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 6/6 (100%)
Total I/O pins used: 28/53 ( 52%)
Total logic cells used: 16/576 ( 2%)
Total embedded cells used: 0/24 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 3.00/4 ( 75%)
Total fan-in: 48/2304 ( 2%)
Total input pins required: 18
Total input I/O cell registers required: 0
Total output pins required: 16
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 16
Total flipflops required: 16
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 0/ 576 ( 0%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 8/0
B: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 8/0
C: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
Total: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 0 8 0 0 16/0
Device-Specific Information: q:\information\cpu2\br.rpt
br
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
1 - - - -- INPUT G 0 0 0 0 clk
2 - - - -- INPUT 0 0 0 16 cs21
42 - - - -- INPUT 0 0 0 1 mbr_in0
44 - - - -- INPUT 0 0 0 1 mbr_in1
84 - - - -- INPUT 0 0 0 1 mbr_in2
43 - - - -- INPUT 0 0 0 1 mbr_in3
52 - - - 19 INPUT 0 0 0 1 mbr_in4
64 - - B -- INPUT 0 0 0 1 mbr_in5
16 - - A -- INPUT 0 0 0 1 mbr_in6
18 - - A -- INPUT 0 0 0 1 mbr_in7
22 - - B -- INPUT 0 0 0 1 mbr_in8
50 - - - 17 INPUT 0 0 0 1 mbr_in9
70 - - A -- INPUT 0 0 0 1 mbr_in10
67 - - B -- INPUT 0 0 0 1 mbr_in11
53 - - - 20 INPUT 0 0 0 1 mbr_in12
17 - - A -- INPUT 0 0 0 1 mbr_in13
49 - - - 16 INPUT 0 0 0 1 mbr_in14
72 - - A -- INPUT 0 0 0 1 mbr_in15
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: q:\information\cpu2\br.rpt
br
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
59 - - C -- OUTPUT 0 1 0 0 br_out0
83 - - - 13 OUTPUT 0 1 0 0 br_out1
21 - - B -- OUTPUT 0 1 0 0 br_out2
58 - - C -- OUTPUT 0 1 0 0 br_out3
65 - - B -- OUTPUT 0 1 0 0 br_out4
66 - - B -- OUTPUT 0 1 0 0 br_out5
73 - - A -- OUTPUT 0 1 0 0 br_out6
54 - - - 21 OUTPUT 0 1 0 0 br_out7
23 - - B -- OUTPUT 0 1 0 0 br_out8
47 - - - 14 OUTPUT 0 1 0 0 br_out9
81 - - - 22 OUTPUT 0 1 0 0 br_out10
25 - - B -- OUTPUT 0 1 0 0 br_out11
71 - - A -- OUTPUT 0 1 0 0 br_out12
69 - - A -- OUTPUT 0 1 0 0 br_out13
24 - - B -- OUTPUT 0 1 0 0 br_out14
19 - - A -- OUTPUT 0 1 0 0 br_out15
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: q:\information\cpu2\br.rpt
br
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- 6 - A 22 DFFE + 2 0 1 0 :50
- 5 - A 22 DFFE + 2 0 1 0 :52
- 7 - A 22 DFFE + 2 0 1 0 :54
- 3 - A 22 DFFE + 2 0 1 0 :56
- 8 - B 14 DFFE + 2 0 1 0 :58
- 2 - A 22 DFFE + 2 0 1 0 :60
- 4 - B 14 DFFE + 2 0 1 0 :62
- 3 - B 14 DFFE + 2 0 1 0 :64
- 4 - A 22 DFFE + 2 0 1 0 :66
- 1 - A 22 DFFE + 2 0 1 0 :68
- 2 - B 14 DFFE + 2 0 1 0 :70
- 5 - B 14 DFFE + 2 0 1 0 :72
- 6 - B 14 DFFE + 2 0 1 0 :74
- 1 - B 14 DFFE + 2 0 1 0 :76
- 7 - B 14 DFFE + 2 0 1 0 :78
- 8 - A 22 DFFE + 2 0 1 0 :80
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?