⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 34_parser.out

📁 Verilog Parser in Perl
💻 OUT
📖 第 1 页 / 共 3 页
字号:
verilog/example.v:062: OPERATOR ';'verilog/example.v:063: unreadback '   'verilog/example.v:063: KEYWORD 'end'verilog/example.v:066: unreadback '      'verilog/example.v:066: KEYWORD 'reg'verilog/example.v:066: unreadback '	      'verilog/example.v:066: SYMBOL 'clk'verilog/example.v:066: OPERATOR ';'verilog/example.v:067: unreadback '   'verilog/example.v:067: KEYWORD 'reg'verilog/example.v:067: unreadback '	      'verilog/example.v:067: SYMBOL 'bus_req'verilog/example.v:067: OPERATOR ';'verilog/example.v:068: unreadback '		   'verilog/example.v:068: KEYWORD 'reg'verilog/example.v:068: unreadback '	      'verilog/example.v:068: SYMBOL 'bus_ack'verilog/example.v:068: OPERATOR ';'verilog/example.v:069: unreadback '		   'verilog/example.v:069: KEYWORD 'reg'verilog/example.v:069: unreadback ' 'verilog/example.v:069: OPERATOR '['verilog/example.v:069: NUMBER '31'verilog/example.v:069: OPERATOR ':'verilog/example.v:069: NUMBER '0'verilog/example.v:069: OPERATOR ']'verilog/example.v:069: unreadback ' 'verilog/example.v:069: SYMBOL 'bus_data'verilog/example.v:069: OPERATOR ';'verilog/example.v:071: unreadback '   'verilog/example.v:071: KEYWORD 'initial'verilog/example.v:071: unreadback ' 'verilog/example.v:071: KEYWORD 'begin'verilog/example.v:073: unreadback '            'verilog/example.v:073: SYMBOL 'bus_req'verilog/example.v:073: unreadback '  'verilog/example.v:073: OPERATOR '='verilog/example.v:073: unreadback ' 'verilog/example.v:073: NUMBER '1'b0'verilog/example.v:073: OPERATOR ';'verilog/example.v:074: unreadback '      'verilog/example.v:074: SYMBOL 'bus_ack'verilog/example.v:074: unreadback '  'verilog/example.v:074: OPERATOR '='verilog/example.v:074: unreadback ' 'verilog/example.v:074: NUMBER '1'b0'verilog/example.v:074: OPERATOR ';'verilog/example.v:075: unreadback '      'verilog/example.v:075: SYMBOL 'bus_data'verilog/example.v:075: unreadback ' 'verilog/example.v:075: OPERATOR '='verilog/example.v:075: unreadback ' 'verilog/example.v:075: NUMBER '1'b0'verilog/example.v:075: OPERATOR ';'verilog/example.v:077: unreadback '            'verilog/example.v:077: OPERATOR '@'verilog/example.v:077: unreadback ' 'verilog/example.v:077: OPERATOR '('verilog/example.v:077: KEYWORD 'posedge'verilog/example.v:077: unreadback ' 'verilog/example.v:077: SYMBOL 'clk'verilog/example.v:077: OPERATOR ')'verilog/example.v:077: unreadback ' 'verilog/example.v:077: OPERATOR ';'verilog/example.v:078: unreadback '      'verilog/example.v:078: SYMBOL 'bus_req'verilog/example.v:078: unreadback '  'verilog/example.v:078: OPERATOR '='verilog/example.v:078: unreadback ' 'verilog/example.v:078: NUMBER '1'b1'verilog/example.v:078: OPERATOR ';'verilog/example.v:079: unreadback '      'verilog/example.v:079: SYMBOL 'bus_data'verilog/example.v:079: unreadback ' 'verilog/example.v:079: OPERATOR '='verilog/example.v:079: unreadback ' 'verilog/example.v:079: NUMBER '32'hfeed'verilog/example.v:079: OPERATOR ';'verilog/example.v:081: unreadback '            'verilog/example.v:081: OPERATOR '@'verilog/example.v:081: unreadback ' 'verilog/example.v:081: OPERATOR '('verilog/example.v:081: KEYWORD 'posedge'verilog/example.v:081: unreadback ' 'verilog/example.v:081: SYMBOL 'clk'verilog/example.v:081: OPERATOR ')'verilog/example.v:081: unreadback ' 'verilog/example.v:081: OPERATOR ';'verilog/example.v:082: unreadback '      'verilog/example.v:082: SYMBOL 'bus_req'verilog/example.v:082: unreadback '  'verilog/example.v:082: OPERATOR '='verilog/example.v:082: unreadback ' 'verilog/example.v:082: NUMBER '1'b0'verilog/example.v:082: OPERATOR ';'verilog/example.v:084: unreadback '            'verilog/example.v:084: OPERATOR '@'verilog/example.v:084: unreadback ' 'verilog/example.v:084: OPERATOR '('verilog/example.v:084: KEYWORD 'posedge'verilog/example.v:084: unreadback ' 'verilog/example.v:084: SYMBOL 'clk'verilog/example.v:084: OPERATOR ')'verilog/example.v:084: unreadback ' 'verilog/example.v:084: OPERATOR ';'verilog/example.v:085: unreadback '      'verilog/example.v:085: SYMBOL 'bus_ack'verilog/example.v:085: unreadback '  'verilog/example.v:085: OPERATOR '='verilog/example.v:085: unreadback ' 'verilog/example.v:085: NUMBER '1'b1'verilog/example.v:085: OPERATOR ';'verilog/example.v:087: unreadback '            'verilog/example.v:087: OPERATOR '@'verilog/example.v:087: unreadback ' 'verilog/example.v:087: OPERATOR '('verilog/example.v:087: KEYWORD 'posedge'verilog/example.v:087: unreadback ' 'verilog/example.v:087: SYMBOL 'clk'verilog/example.v:087: OPERATOR ')'verilog/example.v:087: unreadback ' 'verilog/example.v:087: OPERATOR ';'verilog/example.v:088: unreadback '      'verilog/example.v:088: SYMBOL 'bus_ack'verilog/example.v:088: unreadback '  'verilog/example.v:088: OPERATOR '='verilog/example.v:088: unreadback ' 'verilog/example.v:088: NUMBER '1'b0'verilog/example.v:088: OPERATOR ';'verilog/example.v:089: unreadback '   'verilog/example.v:089: KEYWORD 'end'verilog/example.v:090: unreadback '   'verilog/example.v:090: KEYWORD 'always'verilog/example.v:090: unreadback ' 'verilog/example.v:090: OPERATOR '@'verilog/example.v:090: unreadback ' 'verilog/example.v:090: OPERATOR '('verilog/example.v:090: KEYWORD 'posedge'verilog/example.v:090: unreadback ' 'verilog/example.v:090: SYMBOL 'clk'verilog/example.v:090: OPERATOR ')'verilog/example.v:090: unreadback ' 'verilog/example.v:090: KEYWORD 'begin'verilog/example.v:091: unreadback '      'verilog/example.v:091: SYMBOL '$uassert_req_ack'verilog/example.v:091: unreadback ' 'verilog/example.v:091: OPERATOR '('verilog/example.v:091: SYMBOL 'bus_req'verilog/example.v:091: OPERATOR ','verilog/example.v:092: unreadback '			'verilog/example.v:092: SYMBOL 'bus_ack'verilog/example.v:092: unreadback ' 'verilog/example.v:092: OPERATOR ','verilog/example.v:093: unreadback '			'verilog/example.v:093: SYMBOL 'bus_data'verilog/example.v:093: OPERATOR ')'verilog/example.v:093: OPERATOR ';'verilog/example.v:094: unreadback '   'verilog/example.v:094: KEYWORD 'end'verilog/example.v:097: unreadback '      'verilog/example.v:097: KEYWORD 'initial'verilog/example.v:097: unreadback ' 'verilog/example.v:097: SYMBOL 'clk'verilog/example.v:097: unreadback ' 'verilog/example.v:097: OPERATOR '='verilog/example.v:097: unreadback ' 'verilog/example.v:097: NUMBER '1'b0'verilog/example.v:097: OPERATOR ';'verilog/example.v:098: unreadback '   'verilog/example.v:098: KEYWORD 'initial'verilog/example.v:098: unreadback ' 'verilog/example.v:098: KEYWORD 'forever'verilog/example.v:098: unreadback ' 'verilog/example.v:098: KEYWORD 'begin'verilog/example.v:099: unreadback '      'verilog/example.v:099: OPERATOR '#'verilog/example.v:099: NUMBER '1'verilog/example.v:099: OPERATOR ';'verilog/example.v:100: unreadback '      'verilog/example.v:100: SYMBOL 'i'verilog/example.v:100: unreadback ' 'verilog/example.v:100: OPERATOR '='verilog/example.v:100: unreadback ' 'verilog/example.v:100: SYMBOL 'i'verilog/example.v:100: unreadback ' 'verilog/example.v:100: OPERATOR '+'verilog/example.v:100: unreadback ' 'verilog/example.v:100: NUMBER '1'verilog/example.v:100: OPERATOR ';'verilog/example.v:101: unreadback '      'verilog/example.v:101: SYMBOL 'clk'verilog/example.v:101: unreadback ' 'verilog/example.v:101: OPERATOR '='verilog/example.v:101: unreadback ' 'verilog/example.v:101: OPERATOR '!'verilog/example.v:101: SYMBOL 'clk'verilog/example.v:101: OPERATOR ';'verilog/example.v:102: unreadback '      'verilog/example.v:102: KEYWORD 'if'verilog/example.v:102: unreadback ' 'verilog/example.v:102: OPERATOR '('verilog/example.v:102: SYMBOL 'i'verilog/example.v:102: OPERATOR '=='verilog/example.v:102: NUMBER '20'verilog/example.v:102: OPERATOR ')'verilog/example.v:102: unreadback ' 'verilog/example.v:102: SYMBOL '$uwarn'verilog/example.v:102: unreadback '  'verilog/example.v:102: OPERATOR '('verilog/example.v:102: NUMBER '0'verilog/example.v:102: OPERATOR ','verilog/example.v:102: unreadback ' 'verilog/example.v:102: STRING '"Don't know what to do next!\n"'verilog/example.v:102: OPERATOR ')'verilog/example.v:102: OPERATOR ';'verilog/example.v:103: unreadback '      'verilog/example.v:103: KEYWORD 'if'verilog/example.v:103: unreadback ' 'verilog/example.v:103: OPERATOR '('verilog/example.v:103: SYMBOL 'i'verilog/example.v:103: OPERATOR '=='verilog/example.v:103: NUMBER '22'verilog/example.v:103: OPERATOR ')'verilog/example.v:103: unreadback ' 'verilog/example.v:103: SYMBOL '$uerror'verilog/example.v:103: unreadback ' 'verilog/example.v:103: OPERATOR '('verilog/example.v:103: NUMBER '0'verilog/example.v:103: OPERATOR ','verilog/example.v:103: unreadback ' 'verilog/example.v:103: STRING '"Guess I'll error out!\n"'verilog/example.v:103: OPERATOR ')'verilog/example.v:103: OPERATOR ';'verilog/example.v:104: unreadback '   'verilog/example.v:104: KEYWORD 'end'verilog/example.v:107: unreadback '      'verilog/example.v:107: KEYWORD 'always'verilog/example.v:107: unreadback ' 'verilog/example.v:107: OPERATOR '@'verilog/example.v:107: OPERATOR '*'verilog/example.v:107: unreadback ' 'verilog/example.v:107: KEYWORD 'begin'verilog/example.v:108: unreadback '      'verilog/example.v:108: KEYWORD 'if'verilog/example.v:108: unreadback ' 'verilog/example.v:108: OPERATOR '('verilog/example.v:108: SYMBOL 'i'verilog/example.v:108: OPERATOR '=='verilog/example.v:108: NUMBER '19'verilog/example.v:108: OPERATOR ')'verilog/example.v:108: unreadback ' 'verilog/example.v:108: SYMBOL '$uwarn_clk'verilog/example.v:108: unreadback '  'verilog/example.v:108: OPERATOR '('verilog/example.v:108: SYMBOL 'clk'verilog/example.v:108: OPERATOR ','verilog/example.v:108: STRING '"Called at next edge (1 of 2)\n"'verilog/example.v:108: OPERATOR ')'verilog/example.v:108: OPERATOR ';'verilog/example.v:109: unreadback '      'verilog/example.v:109: KEYWORD 'if'verilog/example.v:109: unreadback ' 'verilog/example.v:109: OPERATOR '('verilog/example.v:109: SYMBOL 'i'verilog/example.v:109: OPERATOR '=='verilog/example.v:109: NUMBER '18'verilog/example.v:109: OPERATOR ')'verilog/example.v:109: unreadback ' 'verilog/example.v:109: SYMBOL '$ucover_clk'verilog/example.v:109: unreadback ' 'verilog/example.v:109: OPERATOR '('verilog/example.v:109: SYMBOL 'clk'verilog/example.v:109: OPERATOR ','verilog/example.v:109: STRING '"example_cover_label"'verilog/example.v:109: OPERATOR ')'verilog/example.v:109: OPERATOR ';'verilog/example.v:110: unreadback '      'verilog/example.v:110: SYMBOL '$ucover_foreach_clk'verilog/example.v:110: OPERATOR '('verilog/example.v:110: SYMBOL 'clk'verilog/example.v:110: OPERATOR ','verilog/example.v:110: unreadback ' 'verilog/example.v:110: STRING '"foreach_label"'verilog/example.v:110: OPERATOR ','verilog/example.v:110: unreadback ' 'verilog/example.v:110: STRING '"27:3,1,0"'verilog/example.v:110: OPERATOR ','verilog/example.v:110: unreadback ' 'verilog/example.v:110: OPERATOR '('verilog/example.v:110: SYMBOL 'i'verilog/example.v:110: OPERATOR '['verilog/example.v:110: SYMBOL '$ui'verilog/example.v:110: OPERATOR ']'verilog/example.v:110: OPERATOR ')'verilog/example.v:110: OPERATOR ')'verilog/example.v:110: OPERATOR ';'verilog/example.v:111: unreadback '   'verilog/example.v:111: KEYWORD 'end'verilog/example.v:113: unreadback ''verilog/example.v:113: KEYWORD 'endmodule'verilog/example.v:114: unreadback ''verilog/example.v:114: PREPROC '`line 114 "verilog/example.v" 2'verilog/example.v:114: ENDPARSE ''

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -