v_gate.v

来自「Verilog Parser in Perl」· Verilog 代码 · 共 12 行

module buffer (
    output Z,
    input  A);
   buf u_buf(Z, A);
endmodule

module gate (
    output Z,
    input  A);
   buffer u_buf(Z, A);
endmodule