v_hier_top2.v
来自「Verilog Parser in Perl」· Verilog 代码 · 共 14 行
V
14 行
// DESCRIPTION: Verilog-Perl: Example Verilog for testing package// This file ONLY is placed into the Public Domain, for any use,// without warranty, 2000-2009 by Wilson Snyder.module v_hier_top2 (/*AUTOARG*/ // Inputs clk ); input clk; v_hier_noport noport ();endmodule
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?