📄 cpm.tdf
字号:
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity RSm is
port( CLK:in std_logic;
CNT:in std_logic;
R:out std_logic
);
end entity RSm;
architecture one of RSm is
BEGIN
PROCESS(CLK)
BEGIN
IF CLK'EVENT AND CLK='1' THEN
D1<=D2;
D2<=R;
END IF;
END PROCESS;
CP<=D1;
END ONE;
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -