ncof.fit.rpt

quartus2环境中设计的高速任意波形发生器

Fitter report for ncof
Sat May 02 09:50:05 2009
Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. HardCopy II Device Resource Guide
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. I/O Bank Usage
 10. All Package Pins
 11. Output Pin Default Load For Reported TCO
 12. Fitter Resource Utilization by Entity
 13. Delay Chain Summary
 14. Pad To Core Delay Chain Fanout
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Fitter RAM Summary
 19. Interconnect Usage Summary
 20. LAB Logic Elements
 21. LAB-wide Signals
 22. LAB Signals Sourced
 23. LAB Signals Sourced Out
 24. LAB Distinct Inputs
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Fitter Messages
 31. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+-------------------------------+-----------------------------------------------+
; Fitter Status                 ; Successful - Sat May 02 09:50:05 2009         ;
; Quartus II Version            ; 7.2 Build 207 03/18/2008 SP 3 SJ Full Version ;
; Revision Name                 ; ncof                                          ;
; Top-level Entity Name         ; ncof                                          ;
; Family                        ; Stratix II                                    ;
; Device                        ; EP2S60F672I4                                  ;
; Timing Models                 ; Final                                         ;
; Logic utilization             ; 2 %                                           ;
;     Combinational ALUTs       ; 688 / 48,352 ( 1 % )                          ;
;     Dedicated logic registers ; 967 / 48,352 ( 2 % )                          ;
; Total registers               ; 967                                           ;
; Total pins                    ; 185 / 493 ( 38 % )                            ;
; Total virtual pins            ; 0                                             ;
; Total block memory bits       ; 442,368 / 2,544,192 ( 17 % )                  ;
; DSP block 9-bit elements      ; 0 / 288 ( 0 % )                               ;
; Total PLLs                    ; 0 / 6 ( 0 % )                                 ;
; Total DLLs                    ; 0 / 2 ( 0 % )                                 ;
+-------------------------------+-----------------------------------------------+