⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 i_love_u.tan.qmsg

📁 是一些很好的FPGA设计实例
💻 QMSG
📖 第 1 页 / 共 4 页
字号:
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register a\[1\] register q\[1\]~reg0 67.57 MHz 14.8 ns Internal " "Info: Clock \"clk\" has Internal fmax of 67.57 MHz between source register \"a\[1\]\" and destination register \"q\[1\]~reg0\" (period= 14.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.800 ns + Longest register register " "Info: + Longest register to register delay is 13.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns a\[1\] 1 REG LC8_D32 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_D32; Fanout = 3; REG Node = 'a\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.500 ns) 1.400 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[1\] 2 COMB LC2_D29 2 " "Info: 2: + IC(0.900 ns) + CELL(0.500 ns) = 1.400 ns; Loc. = LC2_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { a[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.500 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\] 3 COMB LC3_D29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 1.500 ns; Loc. = LC3_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.600 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[3\] 4 COMB LC4_D29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 1.600 ns; Loc. = LC4_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[3] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.700 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[4\] 5 COMB LC5_D29 2 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 1.700 ns; Loc. = LC5_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[3] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[4] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.800 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[5\] 6 COMB LC6_D29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.100 ns) = 1.800 ns; Loc. = LC6_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[4] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[5] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.900 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[6\] 7 COMB LC7_D29 2 " "Info: 7: + IC(0.000 ns) + CELL(0.100 ns) = 1.900 ns; Loc. = LC7_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[5] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[6] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.000 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[7\] 8 COMB LC8_D29 2 " "Info: 8: + IC(0.000 ns) + CELL(0.100 ns) = 2.000 ns; Loc. = LC8_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[6] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[7] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.100 ns) 2.500 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[8\] 9 COMB LC1_D31 2 " "Info: 9: + IC(0.400 ns) + CELL(0.100 ns) = 2.500 ns; Loc. = LC1_D31; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.500 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[7] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[8] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.600 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[9\] 10 COMB LC2_D31 2 " "Info: 10: + IC(0.000 ns) + CELL(0.100 ns) = 2.600 ns; Loc. = LC2_D31; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[8] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[9] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.700 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[10\] 11 COMB LC3_D31 2 " "Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 2.700 ns; Loc. = LC3_D31; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[9] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[10] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.800 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[11\] 12 COMB LC4_D31 2 " "Info: 12: + IC(0.000 ns) + CELL(0.100 ns) = 2.800 ns; Loc. = LC4_D31; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[10] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[11] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.900 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[12\] 13 COMB LC5_D31 2 " "Info: 13: + IC(0.000 ns) + CELL(0.100 ns) = 2.900 ns; Loc. = LC5_D31; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[11] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[12] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.000 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[13\] 14 COMB LC6_D31 2 " "Info: 14: + IC(0.000 ns) + CELL(0.100 ns) = 3.000 ns; Loc. = LC6_D31; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[12] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[13] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.100 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[14\] 15 COMB LC7_D31 2 " "Info: 15: + IC(0.000 ns) + CELL(0.100 ns) = 3.100 ns; Loc. = LC7_D31; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[13] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[14] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.200 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[15\] 16 COMB LC8_D31 2 " "Info: 16: + IC(0.000 ns) + CELL(0.100 ns) = 3.200 ns; Loc. = LC8_D31; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[14] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[15] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.100 ns) 3.700 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[16\] 17 COMB LC1_D33 2 " "Info: 17: + IC(0.400 ns) + CELL(0.100 ns) = 3.700 ns; Loc. = LC1_D33; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[16\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.500 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[15] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[16] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.800 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[17\] 18 COMB LC2_D33 2 " "Info: 18: + IC(0.000 ns) + CELL(0.100 ns) = 3.800 ns; Loc. = LC2_D33; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[17\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[16] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[17] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.900 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[18\] 19 COMB LC3_D33 2 " "Info: 19: + IC(0.000 ns) + CELL(0.100 ns) = 3.900 ns; Loc. = LC3_D33; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[18\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[17] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[18] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 4.000 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[19\] 20 COMB LC4_D33 2 " "Info: 20: + IC(0.000 ns) + CELL(0.100 ns) = 4.000 ns; Loc. = LC4_D33; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[19\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[18] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[19] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 4.100 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[20\] 21 COMB LC5_D33 2 " "Info: 21: + IC(0.000 ns) + CELL(0.100 ns) = 4.100 ns; Loc. = LC5_D33; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[20\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[19] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[20] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 4.200 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[21\] 22 COMB LC6_D33 2 " "Info: 22: + IC(0.000 ns) + CELL(0.100 ns) = 4.200 ns; Loc. = LC6_D33; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[21\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[20] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[21] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 4.300 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[22\] 23 COMB LC7_D33 2 " "Info: 23: + IC(0.000 ns) + CELL(0.100 ns) = 4.300 ns; Loc. = LC7_D33; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[22\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[21] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[22] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 4.400 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[23\] 24 COMB LC8_D33 2 " "Info: 24: + IC(0.000 ns) + CELL(0.100 ns) = 4.400 ns; Loc. = LC8_D33; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[23\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[22] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[23] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.100 ns) 4.900 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[24\] 25 COMB LC1_D35 2 " "Info: 25: + IC(0.400 ns) + CELL(0.100 ns) = 4.900 ns; Loc. = LC1_D35; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[24\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.500 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[23] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[24] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 5.000 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[25\] 26 COMB LC2_D35 2 " "Info: 26: + IC(0.000 ns) + CELL(0.100 ns) = 5.000 ns; Loc. = LC2_D35; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[25\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[24] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[25] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 5.100 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[26\] 27 COMB LC3_D35 2 " "Info: 27: + IC(0.000 ns) + CELL(0.100 ns) = 5.100 ns; Loc. = LC3_D35; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[26\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[25] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[26] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 5.200 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[27\] 28 COMB LC4_D35 2 " "Info: 28: + IC(0.000 ns) + CELL(0.100 ns) = 5.200 ns; Loc. = LC4_D35; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[27\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[26] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[27] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 5.300 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[28\] 29 COMB LC5_D35 2 " "Info: 29: + IC(0.000 ns) + CELL(0.100 ns) = 5.300 ns; Loc. = LC5_D35; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[28\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[27] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[28] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 5.400 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[29\] 30 COMB LC6_D35 2 " "Info: 30: + IC(0.000 ns) + CELL(0.100 ns) = 5.400 ns; Loc. = LC6_D35; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[29\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[28] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[29] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 6.400 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[30\] 31 COMB LC7_D35 2 " "Info: 31: + IC(0.000 ns) + CELL(1.000 ns) = 6.400 ns; Loc. = LC7_D35; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[30\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[29] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.100 ns) 8.200 ns Equal1~334 32 COMB LC4_D36 1 " "Info: 32: + IC(0.700 ns) + CELL(1.100 ns) = 8.200 ns; Loc. = LC4_D36; Fanout = 1; COMB Node = 'Equal1~334'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] Equal1~334 } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.900 ns) 9.300 ns Equal1~340 33 COMB LC1_D36 13 " "Info: 33: + IC(0.200 ns) + CELL(0.900 ns) = 9.300 ns; Loc. = LC1_D36; Fanout = 13; COMB Node = 'Equal1~340'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { Equal1~334 Equal1~340 } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.900 ns) 12.400 ns Equal2~54 34 COMB LC6_D2 5 " "Info: 34: + IC(2.200 ns) + CELL(0.900 ns) = 12.400 ns; Loc. = LC6_D2; Fanout = 5; COMB Node = 'Equal2~54'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.100 ns" { Equal1~340 Equal2~54 } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.700 ns) 13.800 ns q\[1\]~reg0 35 REG LC7_D1 1 " "Info: 35: + IC(0.700 ns) + CELL(0.700 ns) = 13.800 ns; Loc. = LC7_D1; Fanout = 1; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { Equal2~54 q[1]~reg0 } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 57.25 % ) " "Info: Total cell delay = 7.900 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.900 ns ( 42.75 % ) " "Info: Total interconnect delay = 5.900 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.800 ns" { a[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[3] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[4] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[5] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[6] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[7] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[8] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[9] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[10] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[11] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[12] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[13] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[14] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[15] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[16] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[17] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[18] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[19] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[20] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[21] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[22] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[23] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[24] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[25] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[26] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[27] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[28] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[29] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] Equal1~334 Equal1~340 Equal2~54 q[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "13.800 ns" { a[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[3] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[4] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[5] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[6] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[7] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[8] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[9] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[10] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[11] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[12] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[13] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[14] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[15] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[16] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[17] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[18] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[19] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[20] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[21] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[22] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[23] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[24] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[25] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[26] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[27] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[28] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[29] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] Equal1~334 Equal1~340 Equal2~54 q[1]~reg0 } { 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.700ns 0.200ns 2.200ns 0.700ns } { 0.000ns 0.500ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 1.000ns 1.100ns 0.900ns 0.900ns 0.700ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.800 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK PIN_79 48 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_79; Fanout = 48; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.000 ns) 1.800 ns q\[1\]~reg0 2 REG LC7_D1 1 " "Info: 2: + IC(0.300 ns) + CELL(0.000 ns) = 1.800 ns; Loc. = LC7_D1; Fanout = 1; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.300 ns" { clk q[1]~reg0 } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 83.33 % ) " "Info: Total cell delay = 1.500 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.300 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { clk q[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.800 ns" { clk clk~out q[1]~reg0 } { 0.000ns 0.000ns 0.300ns } { 0.000ns 1.500ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.800 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK PIN_79 48 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_79; Fanout = 48; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.000 ns) 1.800 ns a\[1\] 2 REG LC8_D32 3 " "Info: 2: + IC(0.300 ns) + CELL(0.000 ns) = 1.800 ns; Loc. = LC8_D32; Fanout = 3; REG Node = 'a\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.300 ns" { clk a[1] } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 83.33 % ) " "Info: Total cell delay = 1.500 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.300 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { clk a[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.800 ns" { clk clk~out a[1] } { 0.000ns 0.000ns 0.300ns } { 0.000ns 1.500ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { clk q[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.800 ns" { clk clk~out q[1]~reg0 } { 0.000ns 0.000ns 0.300ns } { 0.000ns 1.500ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { clk a[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.800 ns" { clk clk~out a[1] } { 0.000ns 0.000ns 0.300ns } { 0.000ns 1.500ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.400 ns + " "Info: + Micro clock to output delay of source is 0.400 ns" {  } { { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.800 ns" { a[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[3] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[4] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[5] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[6] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[7] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[8] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[9] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[10] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[11] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[12] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[13] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[14] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[15] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[16] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[17] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[18] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[19] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[20] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[21] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[22] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[23] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[24] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[25] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[26] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[27] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[28] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[29] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] Equal1~334 Equal1~340 Equal2~54 q[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "13.800 ns" { a[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[3] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[4] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[5] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[6] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[7] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[8] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[9] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[10] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[11] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[12] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[13] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[14] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[15] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[16] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[17] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[18] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[19] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[20] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[21] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[22] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[23] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[24] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[25] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[26] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[27] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[28] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[29] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] Equal1~334 Equal1~340 Equal2~54 q[1]~reg0 } { 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.700ns 0.200ns 2.200ns 0.700ns } { 0.000ns 0.500ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 1.000ns 1.100ns 0.900ns 0.900ns 0.700ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { clk q[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.800 ns" { clk clk~out q[1]~reg0 } { 0.000ns 0.000ns 0.300ns } { 0.000ns 1.500ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { clk a[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.800 ns" { clk clk~out a[1] } { 0.000ns 0.000ns 0.300ns } { 0.000ns 1.500ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[15\] q\[15\]~reg0 9.300 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[15\]\" through register \"q\[15\]~reg0\" is 9.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.800 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK PIN_79 48 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_79; Fanout = 48; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.000 ns) 1.800 ns q\[15\]~reg0 2 REG LC4_D2 1 " "Info: 2: + IC(0.300 ns) + CELL(0.000 ns) = 1.800 ns; Loc. = LC4_D2; Fanout = 1; REG Node = 'q\[15\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.300 ns" { clk q[15]~reg0 } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 83.33 % ) " "Info: Total cell delay = 1.500 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.300 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { clk q[15]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.800 ns" { clk clk~out q[15]~reg0 } { 0.000ns 0.000ns 0.300ns } { 0.000ns 1.500ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.400 ns + " "Info: + Micro clock to output delay of source is 0.400 ns" {  } { { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.100 ns + Longest register pin " "Info: + Longest register to pin delay is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[15\]~reg0 1 REG LC4_D2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_D2; Fanout = 1; REG Node = 'q\[15\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { q[15]~reg0 } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(4.600 ns) 7.100 ns q\[15\] 2 PIN PIN_19 0 " "Info: 2: + IC(2.500 ns) + CELL(4.600 ns) = 7.100 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'q\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.100 ns" { q[15]~reg0 q[15] } "NODE_NAME" } } { "I_love_u.v" "" { Text "E:/altera/others/gift/I_love_u.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 64.79 % ) " "Info: Total cell delay = 4.600 ns ( 64.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 35.21 % ) " "Info: Total interconnect delay = 2.500 ns ( 35.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.100 ns" { q[15]~reg0 q[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.100 ns" { q[15]~reg0 q[15] } { 0.000ns 2.500ns } { 0.000ns 4.600ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { clk q[15]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.800 ns" { clk clk~out q[15]~reg0 } { 0.000ns 0.000ns 0.300ns } { 0.000ns 1.500ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.100 ns" { q[15]~reg0 q[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.100 ns" { q[15]~reg0 q[15] } { 0.000ns 2.500ns } { 0.000ns 4.600ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 30 21:50:11 2007 " "Info: Processing ended: Fri Mar 30 21:50:11 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -