📄 epasswordlock.tan.qmsg
字号:
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "keyboard:inst\|inst2~18 " "Info: Detected gated clock \"keyboard:inst\|inst2~18\" as buffer" { } { { "keyboard.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/keyboard.bdf" { { 216 152 216 296 "inst2" "" } } } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "keyboard:inst\|inst2~18" } } } } } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "keyboard:inst\|COUNT:inst\|inst9 " "Info: Detected gated clock \"keyboard:inst\|COUNT:inst\|inst9\" as buffer" { } { { "COUNT.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/COUNT.bdf" { { 232 96 160 280 "inst9" "" } } } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "keyboard:inst\|COUNT:inst\|inst9" } } } } } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "keyboard:inst\|COUNT:inst\|7493:inst1\|16 " "Info: Detected ripple clock \"keyboard:inst\|COUNT:inst\|7493:inst1\|16\" as buffer" { } { { "7493.bdf" "" { Schematic "d:/altera/quartus60/libraries/others/maxplus2/7493.bdf" { { 48 480 544 128 "16" "" } } } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "keyboard:inst\|COUNT:inst\|7493:inst1\|16" } } } } } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" { } { { "epasswordlock.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/epasswordlock.bdf" { { 144 928 992 192 "inst3" "" } } } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "inst3" } } } } } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "keyboard:inst\|CONTROL1:inst3\|control:inst\|cfm " "Info: Detected ripple clock \"keyboard:inst\|CONTROL1:inst3\|control:inst\|cfm\" as buffer" { } { { "control.v" "" { Text "D:/altera/ym/text10/epasswordlock/control.v" 4 -1 0 } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "keyboard:inst\|CONTROL1:inst3\|control:inst\|cfm" } } } } } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "inst2 " "Info: Detected gated clock \"inst2\" as buffer" { } { { "epasswordlock.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/epasswordlock.bdf" { { 88 928 992 136 "inst2" "" } } } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "inst2" } } } } } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "keyboard:inst\|CONTROL1:inst3\|inst2 " "Info: Detected ripple clock \"keyboard:inst\|CONTROL1:inst3\|inst2\" as buffer" { } { { "CONTROL1.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/CONTROL1.bdf" { { 72 152 216 152 "inst2" "" } } } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "keyboard:inst\|CONTROL1:inst3\|inst2" } } } } } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "keyboard:inst\|CONTROL1:inst3\|control:inst\|shift " "Info: Detected ripple clock \"keyboard:inst\|CONTROL1:inst3\|control:inst\|shift\" as buffer" { } { { "control.v" "" { Text "D:/altera/ym/text10/epasswordlock/control.v" 4 -1 0 } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "keyboard:inst\|CONTROL1:inst3\|control:inst\|shift" } } } } } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "tellpw:inst19\|lock " "Info: Detected ripple clock \"tellpw:inst19\|lock\" as buffer" { } { { "tellpw.v" "" { Text "D:/altera/ym/text10/epasswordlock/tellpw.v" 4 -1 0 } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "tellpw:inst19\|lock" } } } } } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" { } { { "epasswordlock.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/epasswordlock.bdf" { { 248 344 408 296 "inst6" "" } } } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "inst6" } } } } } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "keyboard:inst\|7493:inst5\|16 " "Info: Detected ripple clock \"keyboard:inst\|7493:inst5\|16\" as buffer" { } { { "7493.bdf" "" { Schematic "d:/altera/quartus60/libraries/others/maxplus2/7493.bdf" { { 48 480 544 128 "16" "" } } } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "keyboard:inst\|7493:inst5\|16" } } } } } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} } { } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1 register keyboard:inst\|KEYVALUE:inst1\|dout\[3\] register keyboard:inst\|CONTROL1:inst3\|control:inst\|lpm_counter:i_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[30\] 33.56 MHz 29.8 ns Internal " "Info: Clock \"clk1\" has Internal fmax of 33.56 MHz between source register \"keyboard:inst\|KEYVALUE:inst1\|dout\[3\]\" and destination register \"keyboard:inst\|CONTROL1:inst3\|control:inst\|lpm_counter:i_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[30\]\" (period= 29.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.200 ns + Longest register register " "Info: + Longest register to register delay is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboard:inst\|KEYVALUE:inst1\|dout\[3\] 1 REG LC5_E27 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_E27; Fanout = 11; REG Node = 'keyboard:inst\|KEYVALUE:inst1\|dout\[3\]'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { keyboard:inst|KEYVALUE:inst1|dout[3] } "NODE_NAME" } } { "KEYVALUE.v" "" { Text "D:/altera/ym/text10/epasswordlock/KEYVALUE.v" 30 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.200 ns) 2.100 ns keyboard:inst\|CONTROL1:inst3\|control:inst\|DATA~5703 2 COMB LC6_E28 26 " "Info: 2: + IC(0.900 ns) + CELL(1.200 ns) = 2.100 ns; Loc. = LC6_E28; Fanout = 26; COMB Node = 'keyboard:inst\|CONTROL1:inst3\|control:inst\|DATA~5703'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.100 ns" { keyboard:inst|KEYVALUE:inst1|dout[3] keyboard:inst|CONTROL1:inst3|control:inst|DATA~5703 } "NODE_NAME" } } { "control.v" "" { Text "D:/altera/ym/text10/epasswordlock/control.v" 5 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 5.400 ns keyboard:inst\|CONTROL1:inst3\|control:inst\|lpm_counter:i_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[31\]~45 3 COMB LC1_E5 55 " "Info: 3: + IC(2.200 ns) + CELL(1.100 ns) = 5.400 ns; Loc. = LC1_E5; Fanout = 55; COMB Node = 'keyboard:inst\|CONTROL1:inst3\|control:inst\|lpm_counter:i_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[31\]~45'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.300 ns" { keyboard:inst|CONTROL1:inst3|control:inst|DATA~5703 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31]~45 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.800 ns) 7.200 ns keyboard:inst\|CONTROL1:inst3\|control:inst\|lpm_counter:i_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[30\] 4 REG LC7_E8 6 " "Info: 4: + IC(1.000 ns) + CELL(0.800 ns) = 7.200 ns; Loc. = LC7_E8; Fanout = 6; REG Node = 'keyboard:inst\|CONTROL1:inst3\|control:inst\|lpm_counter:i_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[30\]'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31]~45 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|q[30] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 43.06 % ) " "Info: Total cell delay = 3.100 ns ( 43.06 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 56.94 % ) " "Info: Total interconnect delay = 4.100 ns ( 56.94 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.200 ns" { keyboard:inst|KEYVALUE:inst1|dout[3] keyboard:inst|CONTROL1:inst3|control:inst|DATA~5703 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31]~45 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|q[30] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "7.200 ns" { keyboard:inst|KEYVALUE:inst1|dout[3] keyboard:inst|CONTROL1:inst3|control:inst|DATA~5703 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31]~45 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|q[30] } { 0.000ns 0.900ns 2.200ns 1.000ns } { 0.000ns 1.200ns 1.100ns 0.800ns } } } } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.700 ns - Smallest " "Info: - Smallest clock skew is -6.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 6.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1\" to destination register is 6.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk1 1 CLK PIN_183 1 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_183; Fanout = 1; CLK Node = 'clk1'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "epasswordlock.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/epasswordlock.bdf" { { 112 184 352 128 "clk1" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.400 ns) 2.200 ns keyboard:inst\|CONTROL1:inst3\|inst2 2 REG LC1_E29 81 " "Info: 2: + IC(0.300 ns) + CELL(0.400 ns) = 2.200 ns; Loc. = LC1_E29; Fanout = 81; REG Node = 'keyboard:inst\|CONTROL1:inst3\|inst2'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { clk1 keyboard:inst|CONTROL1:inst3|inst2 } "NODE_NAME" } } { "CONTROL1.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/CONTROL1.bdf" { { 72 152 216 152 "inst2" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.000 ns) 6.600 ns keyboard:inst\|CONTROL1:inst3\|control:inst\|lpm_counter:i_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[30\] 3 REG LC7_E8 6 " "Info: 3: + IC(4.400 ns) + CELL(0.000 ns) = 6.600 ns; Loc. = LC7_E8; Fanout = 6; REG Node = 'keyboard:inst\|CONTROL1:inst3\|control:inst\|lpm_counter:i_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[30\]'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.400 ns" { keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|q[30] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 28.79 % ) " "Info: Total cell delay = 1.900 ns ( 28.79 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 71.21 % ) " "Info: Total interconnect delay = 4.700 ns ( 71.21 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.600 ns" { clk1 keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|q[30] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "6.600 ns" { clk1 clk1~out keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|q[30] } { 0.000ns 0.000ns 0.300ns 4.400ns } { 0.000ns 1.500ns 0.400ns 0.000ns } } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 13.300 ns - Longest register " "Info: - Longest clock path from clock \"clk1\" to source register is 13.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk1 1 CLK PIN_183 1 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_183; Fanout = 1; CLK Node = 'clk1'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "epasswordlock.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/epasswordlock.bdf" { { 112 184 352 128 "clk1" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.400 ns) 2.200 ns keyboard:inst\|CONTROL1:inst3\|inst2 2 REG LC1_E29 81 " "Info: 2: + IC(0.300 ns) + CELL(0.400 ns) = 2.200 ns; Loc. = LC1_E29; Fanout = 81; REG Node = 'keyboard:inst\|CONTROL1:inst3\|inst2'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { clk1 keyboard:inst|CONTROL1:inst3|inst2 } "NODE_NAME" } } { "CONTROL1.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/CONTROL1.bdf" { { 72 152 216 152 "inst2" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.400 ns) 7.000 ns keyboard:inst\|CONTROL1:inst3\|control:inst\|shift 3 REG LC8_E19 27 " "Info: 3: + IC(4.400 ns) + CELL(0.400 ns) = 7.000 ns; Loc. = LC8_E19; Fanout = 27; REG Node = 'keyboard:inst\|CONTROL1:inst3\|control:inst\|shift'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.800 ns" { keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|shift } "NODE_NAME" } } { "control.v" "" { Text "D:/altera/ym/text10/epasswordlock/control.v" 4 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.100 ns) 9.600 ns inst3 4 COMB LC6_F34 5 " "Info: 4: + IC(1.500 ns) + CELL(1.100 ns) = 9.600 ns; Loc. = LC6_F34; Fanout = 5; COMB Node = 'inst3'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.600 ns" { keyboard:inst|CONTROL1:inst3|control:inst|shift inst3 } "NODE_NAME" } } { "epasswordlock.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/epasswordlock.bdf" { { 144 928 992 192 "inst3" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.400 ns) 10.200 ns tellpw:inst19\|lock 5 REG LC8_F34 3 " "Info: 5: + IC(0.200 ns) + CELL(0.400 ns) = 10.200 ns; Loc. = LC8_F34; Fanout = 3; REG Node = 'tellpw:inst19\|lock'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.600 ns" { inst3 tellpw:inst19|lock } "NODE_NAME" } } { "tellpw.v" "" { Text "D:/altera/ym/text10/epasswordlock/tellpw.v" 4 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.900 ns) 11.800 ns inst6 6 COMB LC6_F36 30 " "Info: 6: + IC(0.700 ns) + CELL(0.900 ns) = 11.800 ns; Loc. = LC6_F36; Fanout = 30; COMB Node = 'inst6'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.600 ns" { tellpw:inst19|lock inst6 } "NODE_NAME" } } { "epasswordlock.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/epasswordlock.bdf" { { 248 344 408 296 "inst6" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.000 ns) 13.300 ns keyboard:inst\|KEYVALUE:inst1\|dout\[3\] 7 REG LC5_E27 11 " "Info: 7: + IC(1.500 ns) + CELL(0.000 ns) = 13.300 ns; Loc. = LC5_E27; Fanout = 11; REG Node = 'keyboard:inst\|KEYVALUE:inst1\|dout\[3\]'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } "NODE_NAME" } } { "KEYVALUE.v" "" { Text "D:/altera/ym/text10/epasswordlock/KEYVALUE.v" 30 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 35.34 % ) " "Info: Total cell delay = 4.700 ns ( 35.34 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.600 ns ( 64.66 % ) " "Info: Total interconnect delay = 8.600 ns ( 64.66 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.300 ns" { clk1 keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|shift inst3 tellpw:inst19|lock inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "13.300 ns" { clk1 clk1~out keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|shift inst3 tellpw:inst19|lock inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } { 0.000ns 0.000ns 0.300ns 4.400ns 1.500ns 0.200ns 0.700ns 1.500ns } { 0.000ns 1.500ns 0.400ns 0.400ns 1.100ns 0.400ns 0.900ns 0.000ns } } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.600 ns" { clk1 keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|q[30] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "6.600 ns" { clk1 clk1~out keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|q[30] } { 0.000ns 0.000ns 0.300ns 4.400ns } { 0.000ns 1.500ns 0.400ns 0.000ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.300 ns" { clk1 keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|shift inst3 tellpw:inst19|lock inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "13.300 ns" { clk1 clk1~out keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|shift inst3 tellpw:inst19|lock inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } { 0.000ns 0.000ns 0.300ns 4.400ns 1.500ns 0.200ns 0.700ns 1.500ns } { 0.000ns 1.500ns 0.400ns 0.400ns 1.100ns 0.400ns 0.900ns 0.000ns } } } } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.400 ns + " "Info: + Micro clock to output delay of source is 0.400 ns" { } { { "KEYVALUE.v" "" { Text "D:/altera/ym/text10/epasswordlock/KEYVALUE.v" 30 -1 0 } } } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" { } { { "alt_counter_f10ke.tdf" "" { Text "d:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } } } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" { } { { "KEYVALUE.v" "" { Text "D:/altera/ym/text10/epasswordlock/KEYVALUE.v" 30 -1 0 } } { "alt_counter_f10ke.tdf" "" { Text "d:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } } } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0} } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.200 ns" { keyboard:inst|KEYVALUE:inst1|dout[3] keyboard:inst|CONTROL1:inst3|control:inst|DATA~5703 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31]~45 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|q[30] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "7.200 ns" { keyboard:inst|KEYVALUE:inst1|dout[3] keyboard:inst|CONTROL1:inst3|control:inst|DATA~5703 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31]~45 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|q[30] } { 0.000ns 0.900ns 2.200ns 1.000ns } { 0.000ns 1.200ns 1.100ns 0.800ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.600 ns" { clk1 keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|q[30] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "6.600 ns" { clk1 clk1~out keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|lpm_counter:i_rtl_0|alt_counter_f10ke:wysi_counter|q[30] } { 0.000ns 0.000ns 0.300ns 4.400ns } { 0.000ns 1.500ns 0.400ns 0.000ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.300 ns" { clk1 keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|shift inst3 tellpw:inst19|lock inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "13.300 ns" { clk1 clk1~out keyboard:inst|CONTROL1:inst3|inst2 keyboard:inst|CONTROL1:inst3|control:inst|shift inst3 tellpw:inst19|lock inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } { 0.000ns 0.000ns 0.300ns 4.400ns 1.500ns 0.200ns 0.700ns 1.500ns } { 0.000ns 1.500ns 0.400ns 0.400ns 1.100ns 0.400ns 0.900ns 0.000ns } } } } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register keyboard:inst\|COUNT:inst\|7493:inst1\|15 register keyboard:inst\|KEYVALUE:inst1\|dout\[3\] 116.28 MHz 8.6 ns Internal " "Info: Clock \"clk\" has Internal fmax of 116.28 MHz between source register \"keyboard:inst\|COUNT:inst\|7493:inst1\|15\" and destination register \"keyboard:inst\|KEYVALUE:inst1\|dout\[3\]\" (period= 8.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.900 ns + Longest register register " "Info: + Longest register to register delay is 0.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboard:inst\|COUNT:inst\|7493:inst1\|15 1 REG LC1_E27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_E27; Fanout = 6; REG Node = 'keyboard:inst\|COUNT:inst\|7493:inst1\|15'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { keyboard:inst|COUNT:inst|7493:inst1|15 } "NODE_NAME" } } { "7493.bdf" "" { Schematic "d:/altera/quartus60/libraries/others/maxplus2/7493.bdf" { { 184 480 544 264 "15" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.700 ns) 0.900 ns keyboard:inst\|KEYVALUE:inst1\|dout\[3\] 2 REG LC5_E27 11 " "Info: 2: + IC(0.200 ns) + CELL(0.700 ns) = 0.900 ns; Loc. = LC5_E27; Fanout = 11; REG Node = 'keyboard:inst\|KEYVALUE:inst1\|dout\[3\]'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.900 ns" { keyboard:inst|COUNT:inst|7493:inst1|15 keyboard:inst|KEYVALUE:inst1|dout[3] } "NODE_NAME" } } { "KEYVALUE.v" "" { Text "D:/altera/ym/text10/epasswordlock/KEYVALUE.v" 30 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.700 ns ( 77.78 % ) " "Info: Total cell delay = 0.700 ns ( 77.78 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 22.22 % ) " "Info: Total interconnect delay = 0.200 ns ( 22.22 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.900 ns" { keyboard:inst|COUNT:inst|7493:inst1|15 keyboard:inst|KEYVALUE:inst1|dout[3] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "0.900 ns" { keyboard:inst|COUNT:inst|7493:inst1|15 keyboard:inst|KEYVALUE:inst1|dout[3] } { 0.000ns 0.200ns } { 0.000ns 0.700ns } } } } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.400 ns - Smallest " "Info: - Smallest clock skew is -2.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clk'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "epasswordlock.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/epasswordlock.bdf" { { 256 128 296 272 "clk" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 2.800 ns inst6 2 COMB LC6_F36 30 " "Info: 2: + IC(0.200 ns) + CELL(1.100 ns) = 2.800 ns; Loc. = LC6_F36; Fanout = 30; COMB Node = 'inst6'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { clk inst6 } "NODE_NAME" } } { "epasswordlock.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/epasswordlock.bdf" { { 248 344 408 296 "inst6" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.000 ns) 4.300 ns keyboard:inst\|KEYVALUE:inst1\|dout\[3\] 3 REG LC5_E27 11 " "Info: 3: + IC(1.500 ns) + CELL(0.000 ns) = 4.300 ns; Loc. = LC5_E27; Fanout = 11; REG Node = 'keyboard:inst\|KEYVALUE:inst1\|dout\[3\]'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } "NODE_NAME" } } { "KEYVALUE.v" "" { Text "D:/altera/ym/text10/epasswordlock/KEYVALUE.v" 30 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 60.47 % ) " "Info: Total cell delay = 2.600 ns ( 60.47 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.700 ns ( 39.53 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.300 ns" { clk inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "4.300 ns" { clk clk~out inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } { 0.000ns 0.000ns 0.200ns 1.500ns } { 0.000ns 1.500ns 1.100ns 0.000ns } } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.700 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clk'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "epasswordlock.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/epasswordlock.bdf" { { 256 128 296 272 "clk" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 2.800 ns inst6 2 COMB LC6_F36 30 " "Info: 2: + IC(0.200 ns) + CELL(1.100 ns) = 2.800 ns; Loc. = LC6_F36; Fanout = 30; COMB Node = 'inst6'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { clk inst6 } "NODE_NAME" } } { "epasswordlock.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/epasswordlock.bdf" { { 248 344 408 296 "inst6" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.900 ns) 5.200 ns keyboard:inst\|COUNT:inst\|inst9 3 COMB LC6_E29 1 " "Info: 3: + IC(1.500 ns) + CELL(0.900 ns) = 5.200 ns; Loc. = LC6_E29; Fanout = 1; COMB Node = 'keyboard:inst\|COUNT:inst\|inst9'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.400 ns" { inst6 keyboard:inst|COUNT:inst|inst9 } "NODE_NAME" } } { "COUNT.bdf" "" { Schematic "D:/altera/ym/text10/epasswordlock/COUNT.bdf" { { 232 96 160 280 "inst9" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.400 ns) 5.800 ns keyboard:inst\|COUNT:inst\|7493:inst1\|16 4 REG LC7_E29 7 " "Info: 4: + IC(0.200 ns) + CELL(0.400 ns) = 5.800 ns; Loc. = LC7_E29; Fanout = 7; REG Node = 'keyboard:inst\|COUNT:inst\|7493:inst1\|16'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.600 ns" { keyboard:inst|COUNT:inst|inst9 keyboard:inst|COUNT:inst|7493:inst1|16 } "NODE_NAME" } } { "7493.bdf" "" { Schematic "d:/altera/quartus60/libraries/others/maxplus2/7493.bdf" { { 48 480 544 128 "16" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.000 ns) 6.700 ns keyboard:inst\|COUNT:inst\|7493:inst1\|15 5 REG LC1_E27 6 " "Info: 5: + IC(0.900 ns) + CELL(0.000 ns) = 6.700 ns; Loc. = LC1_E27; Fanout = 6; REG Node = 'keyboard:inst\|COUNT:inst\|7493:inst1\|15'" { } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.900 ns" { keyboard:inst|COUNT:inst|7493:inst1|16 keyboard:inst|COUNT:inst|7493:inst1|15 } "NODE_NAME" } } { "7493.bdf" "" { Schematic "d:/altera/quartus60/libraries/others/maxplus2/7493.bdf" { { 184 480 544 264 "15" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 58.21 % ) " "Info: Total cell delay = 3.900 ns ( 58.21 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 41.79 % ) " "Info: Total interconnect delay = 2.800 ns ( 41.79 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.700 ns" { clk inst6 keyboard:inst|COUNT:inst|inst9 keyboard:inst|COUNT:inst|7493:inst1|16 keyboard:inst|COUNT:inst|7493:inst1|15 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "6.700 ns" { clk clk~out inst6 keyboard:inst|COUNT:inst|inst9 keyboard:inst|COUNT:inst|7493:inst1|16 keyboard:inst|COUNT:inst|7493:inst1|15 } { 0.000ns 0.000ns 0.200ns 1.500ns 0.200ns 0.900ns } { 0.000ns 1.500ns 1.100ns 0.900ns 0.400ns 0.000ns } } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.300 ns" { clk inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "4.300 ns" { clk clk~out inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } { 0.000ns 0.000ns 0.200ns 1.500ns } { 0.000ns 1.500ns 1.100ns 0.000ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.700 ns" { clk inst6 keyboard:inst|COUNT:inst|inst9 keyboard:inst|COUNT:inst|7493:inst1|16 keyboard:inst|COUNT:inst|7493:inst1|15 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "6.700 ns" { clk clk~out inst6 keyboard:inst|COUNT:inst|inst9 keyboard:inst|COUNT:inst|7493:inst1|16 keyboard:inst|COUNT:inst|7493:inst1|15 } { 0.000ns 0.000ns 0.200ns 1.500ns 0.200ns 0.900ns } { 0.000ns 1.500ns 1.100ns 0.900ns 0.400ns 0.000ns } } } } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.400 ns + " "Info: + Micro clock to output delay of source is 0.400 ns" { } { { "7493.bdf" "" { Schematic "d:/altera/quartus60/libraries/others/maxplus2/7493.bdf" { { 184 480 544 264 "15" "" } } } } } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" { } { { "KEYVALUE.v" "" { Text "D:/altera/ym/text10/epasswordlock/KEYVALUE.v" 30 -1 0 } } } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" { } { { "7493.bdf" "" { Schematic "d:/altera/quartus60/libraries/others/maxplus2/7493.bdf" { { 184 480 544 264 "15" "" } } } } { "KEYVALUE.v" "" { Text "D:/altera/ym/text10/epasswordlock/KEYVALUE.v" 30 -1 0 } } } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0} } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.900 ns" { keyboard:inst|COUNT:inst|7493:inst1|15 keyboard:inst|KEYVALUE:inst1|dout[3] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "0.900 ns" { keyboard:inst|COUNT:inst|7493:inst1|15 keyboard:inst|KEYVALUE:inst1|dout[3] } { 0.000ns 0.200ns } { 0.000ns 0.700ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.300 ns" { clk inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "4.300 ns" { clk clk~out inst6 keyboard:inst|KEYVALUE:inst1|dout[3] } { 0.000ns 0.000ns 0.200ns 1.500ns } { 0.000ns 1.500ns 1.100ns 0.000ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.700 ns" { clk inst6 keyboard:inst|COUNT:inst|inst9 keyboard:inst|COUNT:inst|7493:inst1|16 keyboard:inst|COUNT:inst|7493:inst1|15 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "6.700 ns" { clk clk~out inst6 keyboard:inst|COUNT:inst|inst9 keyboard:inst|COUNT:inst|7493:inst1|16 keyboard:inst|COUNT:inst|7493:inst1|15 } { 0.000ns 0.000ns 0.200ns 1.500ns 0.200ns 0.900ns } { 0.000ns 1.500ns 1.100ns 0.900ns 0.400ns 0.000ns } } } } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -