⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 time.rpt

📁 几个VHDL实现的源程序及其代码
💻 RPT
📖 第 1 页 / 共 4 页
字号:
-- Node name is '|minute:78|count6' from file "minute.tdf" line 8, column 9
-- Equation name is '_LC2_A8', type is buried 
_LC2_A8  = DFFE( _EQ060, GLOBAL( CLK),  RESET,  VCC,  VCC);
  _EQ060 =  _LC1_A8
         #  _LC2_A8 & !_LC3_A8 &  _LC8_A3
         # !_LC2_A8 &  _LC3_A8 &  _LC8_A3;

-- Node name is '|minute:78|s' from file "minute.tdf" line 8, column 16
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = DFFE( _EQ061, GLOBAL( CLK),  RESET,  VCC,  VCC);
  _EQ061 =  _LC2_A8 &  _LC5_A2 & !_LC5_A8 & !_LC8_A3;

-- Node name is '|minute:78|sh' from file "minute.tdf" line 8, column 18
-- Equation name is '_LC8_A8', type is buried 
!_LC8_A8 = _LC8_A8~NOT;
_LC8_A8~NOT = DFFE(!SETMIN, GLOBAL( CKDSP),  RESET,  VCC,  VCC);

-- Node name is '|minute:78|:51' from file "minute.tdf" line 26, column 8
-- Equation name is '_LC7_A8', type is buried 
_LC7_A8  = LCELL( _EQ062);
  _EQ062 =  _LC6_A8
         #  _LC8_A8;

-- Node name is '|minute:78|:56' from file "minute.tdf" line 28, column 20
-- Equation name is '_LC8_A3', type is buried 
_LC8_A3  = LCELL( _EQ063);
  _EQ063 =  _LC2_A3
         # !_LC3_A2
         #  _LC5_A3
         # !_LC5_A6;

-- Node name is '|minute:78|:103' from file "minute.tdf" line 30, column 21
-- Equation name is '_LC4_A8', type is buried 
_LC4_A8  = LCELL( _EQ064);
  _EQ064 = !_LC5_A2 &  _LC5_A8 & !_LC8_A3
         # !_LC2_A8 &  _LC5_A2 & !_LC5_A8 & !_LC8_A3;

-- Node name is '|minute:78|:104' from file "minute.tdf" line 30, column 21
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = LCELL( _EQ065);
  _EQ065 =  _LC2_A8 & !_LC5_A2 & !_LC8_A3
         # !_LC2_A8 &  _LC5_A2 &  _LC5_A8 & !_LC8_A3;

-- Node name is '|minute:78|:118' from file "minute.tdf" line 36, column 28
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = LCELL( _EQ066);
  _EQ066 =  _LC2_A3 &  _LC5_A3 &  _LC5_A6;

-- Node name is '|minute:78|:126' from file "minute.tdf" line 36, column 28
-- Equation name is '_LC6_A2', type is buried 
_LC6_A2  = LCELL( _EQ067);
  _EQ067 =  _LC3_A2 &  _LC4_A3 &  _LC5_A2;

-- Node name is '|minute:78|:130' from file "minute.tdf" line 36, column 28
-- Equation name is '_LC3_A8', type is buried 
_LC3_A8  = LCELL( _EQ068);
  _EQ068 =  _LC3_A2 &  _LC4_A3 &  _LC5_A2 &  _LC5_A8;

-- Node name is '|seltime:35|count0' from file "seltime.tdf" line 8, column 9
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = DFFE( _EQ069, GLOBAL( CKDSP),  RESET,  VCC,  VCC);
  _EQ069 = !_LC2_A6 & !_LC3_A6
         # !_LC2_A6 & !_LC6_A6;

-- Node name is '|seltime:35|count1' from file "seltime.tdf" line 8, column 9
-- Equation name is '_LC3_A6', type is buried 
_LC3_A6  = DFFE( _EQ070, GLOBAL( CKDSP),  RESET,  VCC,  VCC);
  _EQ070 =  _LC2_A6 & !_LC3_A6 & !_LC6_A6
         # !_LC2_A6 &  _LC3_A6 & !_LC6_A6;

-- Node name is '|seltime:35|count2' from file "seltime.tdf" line 8, column 9
-- Equation name is '_LC6_A6', type is buried 
_LC6_A6  = DFFE( _EQ071, GLOBAL( CKDSP),  RESET,  VCC,  VCC);
  _EQ071 =  _LC2_A6 &  _LC3_A6 & !_LC6_A6
         # !_LC2_A6 & !_LC3_A6 &  _LC6_A6;

-- Node name is '|seltime:35|:81' from file "seltime.tdf" line 20, column 7
-- Equation name is '_LC7_A6', type is buried 
!_LC7_A6 = _LC7_A6~NOT;
_LC7_A6~NOT = LCELL( _EQ072);
  _EQ072 = !_LC2_A6 & !_LC3_A6 & !_LC6_A6;

-- Node name is '|seltime:35|:92' from file "seltime.tdf" line 22, column 7
-- Equation name is '_LC2_A4', type is buried 
!_LC2_A4 = _LC2_A4~NOT;
_LC2_A4~NOT = LCELL( _EQ073);
  _EQ073 =  _LC2_A6 & !_LC3_A6 & !_LC6_A6;

-- Node name is '|seltime:35|:105' from file "seltime.tdf" line 25, column 7
-- Equation name is '_LC8_A4', type is buried 
!_LC8_A4 = _LC8_A4~NOT;
_LC8_A4~NOT = LCELL( _EQ074);
  _EQ074 = !_LC2_A6 &  _LC3_A6 & !_LC6_A6;

-- Node name is '|seltime:35|:122' from file "seltime.tdf" line 27, column 7
-- Equation name is '_LC5_A4', type is buried 
!_LC5_A4 = _LC5_A4~NOT;
_LC5_A4~NOT = LCELL( _EQ075);
  _EQ075 =  _LC2_A6 &  _LC3_A6 & !_LC6_A6;

-- Node name is '|seltime:35|:135' from file "seltime.tdf" line 30, column 7
-- Equation name is '_LC7_A1', type is buried 
!_LC7_A1 = _LC7_A1~NOT;
_LC7_A1~NOT = LCELL( _EQ076);
  _EQ076 = !_LC2_A6 & !_LC3_A6 &  _LC6_A6;

-- Node name is '|seltime:35|~145~1' from file "seltime.tdf" line 31, column 13
-- Equation name is '_LC7_A3', type is buried 
-- synthesized logic cell 
_LC7_A3  = LCELL( _EQ077);
  _EQ077 = !_LC2_A4 &  _LC2_A8
         #  _LC5_A3 & !_LC7_A6;

-- Node name is '|seltime:35|~145~2' from file "seltime.tdf" line 31, column 13
-- Equation name is '_LC6_A3', type is buried 
-- synthesized logic cell 
_LC6_A3  = LCELL( _EQ078);
  _EQ078 =  _LC6_A12 & !_LC8_A4
         #  _LC7_A3;

-- Node name is '|seltime:35|~145~3' from file "seltime.tdf" line 31, column 13
-- Equation name is '_LC6_A4', type is buried 
-- synthesized logic cell 
_LC6_A4  = LCELL( _EQ079);
  _EQ079 =  _LC2_A10 & !_LC5_A4
         #  _LC6_A3;

-- Node name is '|seltime:35|:145' from file "seltime.tdf" line 31, column 13
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = LCELL( _EQ080);
  _EQ080 =  _LC2_A7 & !_LC7_A1
         #  _LC6_A4;

-- Node name is '|seltime:35|~148~1' from file "seltime.tdf" line 31, column 13
-- Equation name is '_LC7_A2', type is buried 
-- synthesized logic cell 
_LC7_A2  = LCELL( _EQ081);
  _EQ081 =  _LC1_A10 & !_LC8_A4
         #  _LC3_A2 & !_LC7_A6;

-- Node name is '|seltime:35|:148' from file "seltime.tdf" line 31, column 13
-- Equation name is '_LC2_A2', type is buried 
_LC2_A2  = LCELL( _EQ082);
  _EQ082 =  _LC1_A7 & !_LC7_A1
         #  _LC7_A2;

-- Node name is '|seltime:35|:149' from file "seltime.tdf" line 34, column 17
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = LCELL( _EQ083);
  _EQ083 =  _LC2_A6 &  _LC3_A7 &  _LC6_A6
         #  _LC3_A6 &  _LC3_A7 &  _LC6_A6;

-- Node name is '|seltime:35|~150~1' from file "seltime.tdf" line 34, column 17
-- Equation name is '_LC3_A3', type is buried 
-- synthesized logic cell 
_LC3_A3  = LCELL( _EQ084);
  _EQ084 = !_LC2_A4 &  _LC5_A2
         #  _LC5_A6 & !_LC7_A6;

-- Node name is '|seltime:35|~150~2' from file "seltime.tdf" line 34, column 17
-- Equation name is '_LC4_A4', type is buried 
-- synthesized logic cell 
_LC4_A4  = LCELL( _EQ085);
  _EQ085 =  _LC4_A2 & !_LC8_A4
         #  _LC3_A3;

-- Node name is '|seltime:35|~150~3' from file "seltime.tdf" line 34, column 17
-- Equation name is '_LC7_A4', type is buried 
-- synthesized logic cell 
_LC7_A4  = LCELL( _EQ086);
  _EQ086 =  _LC3_A10 & !_LC5_A4
         #  _LC4_A4;

-- Node name is '|seltime:35|:150' from file "seltime.tdf" line 34, column 17
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = LCELL( _EQ087);
  _EQ087 =  _LC3_A4
         #  _LC2_A5 & !_LC7_A1
         #  _LC7_A4;

-- Node name is '|seltime:35|:151' from file "seltime.tdf" line 34, column 17
-- Equation name is '_LC4_A6', type is buried 
!_LC4_A6 = _LC4_A6~NOT;
_LC4_A6~NOT = LCELL( _EQ088);
  _EQ088 =  _LC2_A6 & !_LC6_A6
         #  _LC3_A6 & !_LC6_A6
         # !_LC2_A6 & !_LC3_A6
         # !_LC4_A7;

-- Node name is '|seltime:35|~152~1' from file "seltime.tdf" line 34, column 17
-- Equation name is '_LC1_A3', type is buried 
-- synthesized logic cell 
!_LC1_A3 = _LC1_A3~NOT;
_LC1_A3~NOT = LCELL( _EQ089);
  _EQ089 =  _LC2_A4 &  _LC7_A6
         # !_LC5_A8 &  _LC7_A6
         # !_LC2_A3 &  _LC2_A4
         # !_LC2_A3 & !_LC5_A8;

-- Node name is '|seltime:35|~152~2' from file "seltime.tdf" line 34, column 17
-- Equation name is '_LC6_A5', type is buried 
-- synthesized logic cell 
!_LC6_A5 = _LC6_A5~NOT;
_LC6_A5~NOT = LCELL( _EQ090);
  _EQ090 = !_LC1_A3 &  _LC8_A4
         # !_LC1_A3 & !_LC3_A12;

-- Node name is '|seltime:35|~152~3' from file "seltime.tdf" line 34, column 17
-- Equation name is '_LC7_A5', type is buried 
-- synthesized logic cell 
!_LC7_A5 = _LC7_A5~NOT;
_LC7_A5~NOT = LCELL( _EQ091);
  _EQ091 =  _LC5_A4 & !_LC6_A5
         # !_LC4_A10 & !_LC6_A5;

-- Node name is '|seltime:35|:152' from file "seltime.tdf" line 34, column 17
-- Equation name is '_LC3_A5', type is buried 
!_LC3_A5 = _LC3_A5~NOT;
_LC3_A5~NOT = LCELL( _EQ092);
  _EQ092 = !_LC4_A6 &  _LC7_A1 & !_LC7_A5
         # !_LC4_A5 & !_LC4_A6 & !_LC7_A5;

-- Node name is '|74138:51|:20' = '|74138:51|Y5N' 
-- Equation name is '_LC1_A1', type is buried 
!_LC1_A1 = _LC1_A1~NOT;
_LC1_A1~NOT = LCELL( _EQ093);
  _EQ093 =  _LC2_A6 & !_LC3_A6 &  _LC6_A6;

-- Node name is '|74138:51|:21' = '|74138:51|Y6N' 
-- Equation name is '_LC3_A1', type is buried 
!_LC3_A1 = _LC3_A1~NOT;
_LC3_A1~NOT = LCELL( _EQ094);
  _EQ094 = !_LC2_A6 &  _LC3_A6 &  _LC6_A6;

-- Node name is '|74138:51|:22' = '|74138:51|Y7N' 
-- Equation name is '_LC1_A6', type is buried 
!_LC1_A6 = _LC1_A6~NOT;
_LC1_A6~NOT = LCELL( _EQ095);
  _EQ095 =  _LC2_A6 &  _LC3_A6 &  _LC6_A6;

-- Node name is ':75' 
-- Equation name is '_LC8_A11', type is buried 
_LC8_A11 = LCELL( _EQ096);
  _EQ096 =  _LC2_A11 & !_LC7_A12 &  spclk;



Project Information   c:\windows\desktop\alteraprogramm\digital\test9\time.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:01
   Fitter                                 00:00:04
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:07


Memory Allocated
-----------------

Peak memory allocated during compilation  = 13,615K

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -