📄 ps2.rpt
字号:
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information:c:\windows\desktop\alteraprogramm\digital\test17\ps2.rpt
ps2
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
22 - - B -- OUTPUT 0 1 0 0 code0
23 - - B -- OUTPUT 0 1 0 0 code1
24 - - B -- OUTPUT 0 1 0 0 code2
25 - - B -- OUTPUT 0 1 0 0 code3
28 - - C -- OUTPUT 0 1 0 0 dtoe
27 - - C -- OUTPUT 0 1 0 0 parity
5 - - - 05 OUTPUT 0 1 0 0 pdata0
6 - - - 04 OUTPUT 0 1 0 0 pdata1
7 - - - 03 OUTPUT 0 1 0 0 pdata2
8 - - - 03 OUTPUT 0 1 0 0 pdata3
9 - - - 02 OUTPUT 0 1 0 0 pdata4
10 - - - 01 OUTPUT 0 1 0 0 pdata5
11 - - - 01 OUTPUT 0 1 0 0 pdata6
16 - - A -- OUTPUT 0 1 0 0 pdata7
3 - - - 12 OUTPUT 0 1 0 0 speaker
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information:c:\windows\desktop\alteraprogramm\digital\test17\ps2.rpt
ps2
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- 1 - C 01 AND2 0 2 0 1 |KB2PC1:82|LPM_ADD_SUB:351|addcore:adder|:59
- 2 - C 01 AND2 0 3 0 1 |KB2PC1:82|LPM_ADD_SUB:351|addcore:adder|:63
- 3 - C 01 DFFE 2 3 1 0 |KB2PC1:82|:14
- 2 - C 05 DFFE 2 1 0 1 |KB2PC1:82|start (|KB2PC1:82|:16)
- 8 - C 01 DFFE + 1 2 0 3 |KB2PC1:82|costate1 (|KB2PC1:82|:17)
- 7 - C 01 DFFE + 1 2 0 3 |KB2PC1:82|costate0 (|KB2PC1:82|:18)
- 5 - C 01 DFFE 2 2 0 2 |KB2PC1:82|swto02 (|KB2PC1:82|:19)
- 7 - C 05 DFFE 2 3 0 1 |KB2PC1:82|cnt83 (|KB2PC1:82|:20)
- 3 - C 05 DFFE 2 3 0 2 |KB2PC1:82|cnt82 (|KB2PC1:82|:21)
- 8 - C 05 DFFE 2 3 0 3 |KB2PC1:82|cnt81 (|KB2PC1:82|:22)
- 6 - C 05 DFFE 2 2 0 4 |KB2PC1:82|cnt80 (|KB2PC1:82|:23)
- 1 - C 05 DFFE 3 2 1 1 |KB2PC1:82|spdata8 (|KB2PC1:82|:24)
- 1 - B 01 DFFE 2 3 1 3 |KB2PC1:82|spdata7 (|KB2PC1:82|:25)
- 7 - B 01 DFFE 2 3 1 3 |KB2PC1:82|spdata6 (|KB2PC1:82|:26)
- 6 - B 01 DFFE 2 3 1 23 |KB2PC1:82|spdata5 (|KB2PC1:82|:27)
- 2 - B 01 DFFE 2 3 1 23 |KB2PC1:82|spdata4 (|KB2PC1:82|:28)
- 7 - B 04 DFFE 2 3 1 23 |KB2PC1:82|spdata3 (|KB2PC1:82|:29)
- 5 - B 04 DFFE 2 3 1 3 |KB2PC1:82|spdata2 (|KB2PC1:82|:30)
- 1 - B 04 DFFE 2 3 1 6 |KB2PC1:82|spdata1 (|KB2PC1:82|:31)
- 5 - C 05 DFFE 2 3 1 5 |KB2PC1:82|spdata0 (|KB2PC1:82|:32)
- 4 - C 01 AND2 1 2 0 2 |KB2PC1:82|:54
- 6 - C 01 OR2 ! 0 2 0 13 |KB2PC1:82|:262
- 4 - C 05 AND2 0 4 0 16 |KB2PC1:82|:274
- 3 - B 23 OR2 ! 0 2 0 2 |SPEAKER:94|LPM_ADD_SUB:166|addcore:adder|:87
- 4 - B 23 OR2 ! 0 2 0 2 |SPEAKER:94|LPM_ADD_SUB:166|addcore:adder|:91
- 1 - B 23 OR2 ! 0 2 0 2 |SPEAKER:94|LPM_ADD_SUB:166|addcore:adder|:95
- 3 - B 13 OR2 ! 0 2 0 2 |SPEAKER:94|LPM_ADD_SUB:166|addcore:adder|:99
- 4 - B 13 OR2 ! 0 2 0 2 |SPEAKER:94|LPM_ADD_SUB:166|addcore:adder|:103
- 1 - B 13 OR2 ! 0 2 0 2 |SPEAKER:94|LPM_ADD_SUB:166|addcore:adder|:107
- 1 - B 14 OR2 ! 0 2 0 3 |SPEAKER:94|LPM_ADD_SUB:166|addcore:adder|:111
- 4 - B 14 OR2 ! 0 2 0 3 |SPEAKER:94|LPM_ADD_SUB:166|addcore:adder|:115
- 2 - A 11 DFFE 0 2 1 0 |SPEAKER:94|:13
- 2 - B 14 DFFE 0 5 0 2 |SPEAKER:94|fullspks (|SPEAKER:94|:16)
- 3 - A 22 DFFE + 0 4 0 1 |SPEAKER:94|count43 (|SPEAKER:94|:18)
- 5 - A 22 DFFE + 0 3 0 2 |SPEAKER:94|count42 (|SPEAKER:94|:19)
- 2 - A 22 DFFE + 0 2 0 2 |SPEAKER:94|count41 (|SPEAKER:94|:20)
- 1 - A 22 DFFE + 0 1 0 3 |SPEAKER:94|count40 (|SPEAKER:94|:21)
- 4 - A 22 AND2 0 2 0 16 |SPEAKER:94|:27
- 8 - B 14 DFFE 0 4 0 2 |SPEAKER:94|count1110 (|SPEAKER:94|:82)
- 7 - B 14 DFFE 0 4 0 3 |SPEAKER:94|count119 (|SPEAKER:94|:83)
- 6 - B 14 DFFE 0 4 0 2 |SPEAKER:94|count118 (|SPEAKER:94|:84)
- 5 - B 14 DFFE 0 4 0 1 |SPEAKER:94|count117 (|SPEAKER:94|:85)
- 8 - B 13 DFFE 0 4 0 1 |SPEAKER:94|count116 (|SPEAKER:94|:86)
- 7 - B 13 DFFE 0 4 0 1 |SPEAKER:94|count115 (|SPEAKER:94|:87)
- 2 - B 23 DFFE 0 4 0 1 |SPEAKER:94|count114 (|SPEAKER:94|:88)
- 8 - B 23 DFFE 0 4 0 1 |SPEAKER:94|count113 (|SPEAKER:94|:89)
- 7 - B 23 DFFE 0 4 0 1 |SPEAKER:94|count112 (|SPEAKER:94|:90)
- 6 - B 23 DFFE 0 4 0 1 |SPEAKER:94|count111 (|SPEAKER:94|:91)
- 5 - B 23 DFFE 0 3 0 2 |SPEAKER:94|count110 (|SPEAKER:94|:92)
- 3 - B 14 OR2 ! 0 3 0 10 |SPEAKER:94|:107
- 1 - A 11 DFFE 0 1 0 1 |SPEAKER:94|count2 (|SPEAKER:94|:284)
- 4 - B 04 AND2 s 0 3 0 5 |TONETABA:96|~1047~1
- 2 - B 09 AND2 0 4 0 13 |TONETABA:96|:1047
- 5 - B 09 OR2 ! 0 4 0 6 |TONETABA:96|:1067
- 8 - B 01 OR2 ! 0 4 0 4 |TONETABA:96|:1087
- 3 - B 09 AND2 0 4 0 9 |TONETABA:96|:1107
- 4 - B 09 OR2 ! 0 4 0 8 |TONETABA:96|:1127
- 7 - B 09 AND2 0 4 0 8 |TONETABA:96|:1147
- 3 - B 01 AND2 0 4 0 6 |TONETABA:96|:1167
- 1 - B 02 AND2 s 0 3 0 5 |TONETABA:96|~1187~1
- 6 - B 09 AND2 0 4 0 6 |TONETABA:96|:1187
- 5 - B 03 OR2 ! 0 4 0 6 |TONETABA:96|:1207
- 5 - B 01 AND2 0 4 0 6 |TONETABA:96|:1227
- 7 - B 03 OR2 ! 0 4 0 11 |TONETABA:96|:1247
- 4 - B 01 AND2 0 4 0 7 |TONETABA:96|:1267
- 4 - B 03 OR2 s ! 0 3 0 6 |TONETABA:96|~1287~1
- 2 - B 03 OR2 ! 0 4 0 7 |TONETABA:96|:1287
- 6 - B 03 OR2 ! 0 4 0 5 |TONETABA:96|:1307
- 3 - B 03 OR2 ! 0 4 0 5 |TONETABA:96|:1327
- 6 - B 02 OR2 ! 0 4 0 8 |TONETABA:96|:1347
- 3 - B 02 OR2 ! 0 4 0 8 |TONETABA:96|:1367
- 1 - B 03 OR2 ! 0 4 0 13 |TONETABA:96|:1387
- 4 - B 02 AND2 0 4 0 9 |TONETABA:96|:1407
- 2 - B 02 OR2 s 0 3 0 5 |TONETABA:96|~1427~1
- 7 - B 02 OR2 ! 0 4 0 5 |TONETABA:96|:1427
- 2 - B 04 OR2 s 0 3 0 3 |TONETABA:96|~1447~1
- 8 - B 02 OR2 ! 0 4 0 8 |TONETABA:96|:1447
- 6 - B 04 AND2 s 0 3 0 2 |TONETABA:96|~1467~1
- 8 - B 04 AND2 s 0 3 0 1 |TONETABA:96|~1467~2
- 3 - B 04 AND2 0 4 0 14 |TONETABA:96|:1467
- 1 - B 20 OR2 0 3 0 2 |TONETABA:96|:1470
- 7 - B 17 OR2 s ! 0 2 0 4 |TONETABA:96|~1472~1
- 1 - B 05 OR2 s ! 0 3 0 3 |TONETABA:96|~1472~2
- 7 - B 20 OR2 s 0 4 0 1 |TONETABA:96|~1472~3
- 5 - B 17 OR2 s 0 4 0 1 |TONETABA:96|~1523~1
- 8 - B 17 OR2 s 0 4 0 1 |TONETABA:96|~1530~1
- 6 - B 17 OR2 0 4 0 2 |TONETABA:96|:1539
- 3 - B 15 AND2 s 0 2 0 2 |TONETABA:96|~1571~1
- 8 - B 19 OR2 s 0 4 0 1 |TONETABA:96|~1571~2
- 6 - B 19 OR2 0 4 0 1 |TONETABA:96|:1578
- 8 - B 16 OR2 0 4 0 1 |TONETABA:96|:1604
- 2 - B 16 OR2 0 4 0 2 |TONETABA:96|:1608
- 5 - B 18 AND2 s ! 0 2 0 3 |TONETABA:96|~1626~1
- 3 - B 24 OR2 0 4 0 1 |TONETABA:96|:1626
- 4 - B 15 OR2 s ! 0 2 0 3 |TONETABA:96|~1640~1
- 4 - B 20 OR2 0 4 0 1 |TONETABA:96|:1652
- 5 - B 20 OR2 0 4 0 1 |TONETABA:96|:1659
- 3 - B 20 AND2 s 0 3 0 1 |TONETABA:96|~1676~1
- 2 - B 20 OR2 0 4 0 2 |TONETABA:96|:1677
- 4 - B 24 OR2 0 4 0 1 |TONETABA:96|:1700
- 5 - B 24 OR2 0 4 0 1 |TONETABA:96|:1707
- 6 - B 24 AND2 0 4 0 1 |TONETABA:96|:1724
- 7 - B 24 OR2 0 4 0 1 |TONETABA:96|:1736
- 8 - B 24 OR2 0 3 0 1 |TONETABA:96|:1742
- 1 - B 24 OR2 0 4 0 2 |TONETABA:96|:1746
- 2 - B 13 OR2 0 3 0 1 |TONETABA:96|:1755
- 7 - B 22 OR2 0 4 0 1 |TONETABA:96|:1770
- 2 - B 15 OR2 s ! 0 2 0 3 |TONETABA:96|~1772~1
- 8 - B 22 AND2 s 0 2 0 1 |TONETABA:96|~1784~1
- 2 - B 22 OR2 0 4 0 1 |TONETABA:96|:1790
- 7 - B 19 AND2 s 0 2 0 7 |TONETABA:96|~1805~1
- 5 - B 13 OR2 0 4 0 1 |TONETABA:96|:1805
- 6 - B 13 OR2 0 4 0 2 |TONETABA:96|:1815
- 3 - B 17 AND2 s 0 2 0 5 |TONETABA:96|~1817~1
- 2 - B 17 OR2 s ! 0 2 0 3 |TONETABA:96|~1817~2
- 5 - B 08 OR2 0 4 0 1 |TONETABA:96|:1830
- 6 - B 08 OR2 0 4 0 1 |TONETABA:96|:1853
- 8 - B 06 OR2 s ! 0 2 0 5 |TONETABA:96|~1868~1
- 7 - B 08 OR2 0 4 0 1 |TONETABA:96|:1868
- 8 - B 08 OR2 0 4 0 1 |TONETABA:96|:1877
- 1 - B 08 OR2 0 4 0 2 |TONETABA:96|:1884
- 1 - B 11 AND2 s 0 2 0 8 |TONETABA:96|~1901~1
- 8 - B 09 OR2 s ! 0 2 0 4 |TONETABA:96|~1916~1
- 3 - B 19 OR2 0 4 0 1 |TONETABA:96|:1916
- 4 - B 19 OR2 0 4 0 1 |TONETABA:96|:1925
- 5 - B 19 OR2 0 3 0 1 |TONETABA:96|:1934
- 1 - B 19 OR2 0 4 0 1 |TONETABA:96|:1941
- 4 - B 17 OR2 0 4 0 2 |TONETABA:96|:1953
- 3 - B 22 OR2 0 4 0 1 |TONETABA:96|:1973
- 4 - B 22 OR2 0 4 0 1 |TONETABA:96|:1980
- 5 - B 22 OR2 0 4 0 1 |TONETABA:96|:1997
- 6 - B 22 OR2 0 4 0 1 |TONETABA:96|:2007
- 1 - B 22 OR2 0 4 0 2 |TONETABA:96|:2022
- 3 - B 16 OR2 0 4 0 1 |TONETABA:96|:2037
- 4 - B 16 OR2 0 4 0 1 |TONETABA:96|:2057
- 5 - B 16 OR2 0 4 0 1 |TONETABA:96|:2061
- 5 - B 21 AND2 s 0 2 0 4 |TONETABA:96|~2084~1
- 5 - B 02 AND2 s 0 2 0 6 |TONETABA:96|~2084~2
- 6 - B 16 AND2 0 4 0 1 |TONETABA:96|:2084
- 1 - B 16 OR2 0 4 0 2 |TONETABA:96|:2091
- 7 - B 10 OR2 0 3 0 1 |TONETABA:96|:2105
- 3 - B 08 OR2 0 4 0 1 |TONETABA:96|:2109
- 2 - B 12 AND2 s 0 2 0 4 |TONETABA:96|~2135~1
- 1 - B 09 AND2 s 0 3 0 2 |TONETABA:96|~2135~2
- 4 - B 08 AND2 0 4 0 1 |TONETABA:96|:2135
- 2 - B 08 OR2 0 4 0 1 |TONETABA:96|:2147
- 2 - B 10 OR2 0 4 0 2 |TONETABA:96|:2160
- 8 - B 20 AND2 0 3 1 0 |TONETABA:96|:2229
- 2 - B 19 AND2 s 0 2 0 1 |TONETABA:96|~2231~1
- 7 - B 16 AND2 s 0 2 0 1 |TONETABA:96|~2231~2
- 2 - B 24 OR2 s ! 0 4 0 2 |TONETABA:96|~2231~3
- 6 - B 20 OR2 s ! 0 4 0 2 |TONETABA:96|~2231~4
- 1 - B 17 AND2 s 0 4 0 1 |TONETABA:96|~2231~5
- 3 - B 10 OR2 0 4 0 1 |TONETABA:96|:2244
- 4 - B 10 AND2 0 4 0 1 |TONETABA:96|:2258
- 8 - B 07 AND2 s ! 0 2 0 8 |TONETABA:96|~2265~1
- 5 - B 10 OR2 0 4 0 1 |TONETABA:96|:2265
- 8 - B 10 AND2 0 4 0 1 |TONETABA:96|:2279
- 6 - B 10 OR2 0 4 1 1 |TONETABA:96|:2298
- 1 - B 10 OR2 s ! 0 2 0 2 |TONETABA:96|~2300~1
- 1 - B 07 OR2 0 3 0 1 |TONETABA:96|:2307
- 2 - B 11 AND2 s 0 2 0 3 |TONETABA:96|~2318~1
- 2 - B 07 OR2 0 4 0 1 |TONETABA:96|:2319
- 3 - B 07 OR2 0 4 0 1 |TONETABA:96|:2328
- 5 - B 07 OR2 0 4 0 1 |TONETABA:96|:2340
- 6 - B 07 OR2 0 4 0 1 |TONETABA:96|:2349
- 7 - B 07 AND2 0 3 0 1 |TONETABA:96|:2360
- 4 - B 07 OR2 0 4 1 1 |TONETABA:96|:2367
- 3 - B 05 OR2 0 3 0 1 |TONETABA:96|:2381
- 4 - B 05 OR2 0 4 0 1 |TONETABA:96|:2385
- 5 - B 05 OR2 0 4 0 1 |TONETABA:96|:2402
- 6 - B 05 OR2 0 4 0 1 |TONETABA:96|:2406
- 7 - B 05 OR2 0 4 0 1 |TONETABA:96|:2423
- 8 - B 05 OR2 0 4 0 1 |TONETABA:96|:2427
- 2 - B 05 OR2 0 4 1 1 |TONETABA:96|:2436
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register
Device-Specific Information:c:\windows\desktop\alteraprogramm\digital\test17\ps2.rpt
ps2
** FASTTRACK INTERCONNECT UTILIZATION **
Row FastTrack Interconnect:
Global Left Half- Right Half-
FastTrack FastTrack FastTrack
Row Interconnect Interconnect Interconnect Input Pins Output Pins Bidir Pins
A: 2/ 96( 2%) 1/ 48( 2%) 0/ 48( 0%) 1/16( 6%) 1/16( 6%) 0/16( 0%)
B: 50/ 96( 52%) 21/ 48( 43%) 22/ 48( 45%) 0/16( 0%) 4/16( 25%) 0/16( 0%)
C: 2/ 96( 2%) 13/ 48( 27%) 0/ 48( 0%) 0/16( 0%) 2/16( 12%) 0/16( 0%)
Column FastTrack Interconnect:
FastTrack
Column Interconnect Input Pins Output Pins Bidir Pins
01: 3/24( 12%) 0/4( 0%) 2/4( 50%) 0/4( 0%)
02: 2/24( 8%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
03: 2/24( 8%) 0/4( 0%) 2/4( 50%) 0/4( 0%)
04: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
05: 3/24( 12%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
06: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
07: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
08: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
09: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
10: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
11: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
12: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
13: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
14: 2/24( 8%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
15: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
16: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
17: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
18: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
19: 1/24( 4%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
20: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
21: 1/24( 4%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
22: 1/24( 4%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
23: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
24: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
EA: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
Device-Specific Information:c:\windows\desktop\alteraprogramm\digital\test17\ps2.rpt
ps2
** CLOCK SIGNALS **
Type Fan-out Name
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -