key_control.v
来自「用于控制上调与下调 同时进行分频 依次按照顺序点亮发光二极管」· Verilog 代码 · 共 39 行
V
39 行
// key_control.v
module key_control(clk_48M,up,up_done,down,down_done);
input clk_48M;
input up;
output up_done;
reg upout1,upout2,upout3;
input down;
output down_done;
reg downout1,downout2,downout3;
reg[15:0]clkdiv;
always@(posedge clk_48M)
begin
clkdiv<=clkdiv+1'b1;
end
assign up_done=upout1&upout2&upout3;
always@(posedge clkdiv[15])
begin
upout1<=up;
upout2<=upout1;
upout3<=upout2;
end
assign down_done=downout1&downout2&downout3;
always@(posedge clkdiv[15])
begin
downout1<=down;
downout2<=downout1;
downout3<=downout2;
end
endmodule
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?