⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 mult4x4.rpt

📁 此程序能够实现4位二进制乘法
💻 RPT
📖 第 1 页 / 共 3 页
字号:
-- Node name is '|LPM_ADD_SUB:624|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC048', type is buried 
_LC048   = LCELL( _EQ026 $  _LC024);
  _EQ026 =  _X020 &  _X021;
  _X020  = EXP( _LC019 &  _LC045 &  Y2);
  _X021  = EXP(!_LC043 & !_LC045);

-- Node name is '|LPM_ADD_SUB:624|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC047', type is buried 
_LC047   = LCELL( _EQ027 $  _EQ028);
  _EQ027 =  _LC045 &  X2 &  Y2
         #  _LC024 &  _X021;
  _X021  = EXP(!_LC043 & !_LC045);
  _EQ028 = !_LC037 &  _X022;
  _X022  = EXP( _LC029 &  _LC041 &  X3 &  Y1 &  Y2);

-- Node name is '|LPM_ADD_SUB:624|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC046', type is buried 
_LC046   = LCELL( _EQ029 $  _LC040);
  _EQ029 =  _LC024 & !_LC037 & !_LC040 &  _X021;
  _X021  = EXP(!_LC043 & !_LC045);

-- Node name is '|LPM_ADD_SUB:624|datab_node2' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC044', type is buried 
_LC044   = LCELL( _EQ030 $  GND);
  _EQ030 =  X0 &  Y2;

-- Node name is '|LPM_ADD_SUB:624|datab_node4' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC043', type is buried 
_LC043   = LCELL( _EQ031 $  GND);
  _EQ031 =  X2 &  Y2;

-- Node name is '|LPM_ADD_SUB:632|addcore:adder|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC058', type is buried 
_LC058   = LCELL( _EQ032 $  GND);
  _EQ032 =  _LC048 &  X1 &  _X008 &  _X010 &  Y3
         #  _LC047 &  X2 &  _X010 &  Y3
         #  _LC046 &  X3 &  Y3;
  _X008  = EXP(!_LC004 & !_LC047);
  _X010  = EXP(!_LC046 & !_LC060);

-- Node name is '|LPM_ADD_SUB:632|addcore:adder|ps3' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC056', type is buried 
_LC056   = LCELL( _EQ033 $  GND);
  _EQ033 = !_LC027 &  _X023;
  _X023  = EXP( _LC057 &  Y3);

-- Node name is '|LPM_ADD_SUB:632|addcore:adder|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC062', type is buried 
_LC062   = LCELL( _EQ034 $  GND);
  _EQ034 = !_LC048 &  _X024;
  _X024  = EXP( _LC050 &  Y3);

-- Node name is '|LPM_ADD_SUB:632|datab_node5' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC004', type is buried 
_LC004   = LCELL( _EQ035 $  GND);
  _EQ035 =  X2 &  Y3;

-- Node name is '|LPM_ADD_SUB:632|datab_node6' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC060', type is buried 
_LC060   = LCELL( _EQ036 $  GND);
  _EQ036 =  X3 &  Y3;

-- Node name is '~224~1' 
-- Equation name is '~224~1', location is LC038, type is buried.
-- synthesized logic cell 
_LC038   = LCELL( _EQ037 $  GND);
  _EQ037 =  X3 &  Y0;

-- Node name is '~233~1' 
-- Equation name is '~233~1', location is LC023, type is buried.
-- synthesized logic cell 
_LC023   = LCELL( _EQ038 $  GND);
  _EQ038 =  X2 &  Y0;

-- Node name is '~242~1' 
-- Equation name is '~242~1', location is LC022, type is buried.
-- synthesized logic cell 
_LC022   = LCELL( _EQ039 $  GND);
  _EQ039 =  X1 &  Y0;

-- Node name is '~312~1' 
-- Equation name is '~312~1', location is LC041, type is buried.
-- synthesized logic cell 
_LC041   = LCELL( _EQ040 $  GND);
  _EQ040 =  X3 &  Y1
         #  _LC042 & !Y1;

-- Node name is '~318~1' 
-- Equation name is '~318~1', location is LC042, type is buried.
-- synthesized logic cell 
_LC042   = LCELL( _EQ041 $  GND);
  _EQ041 =  _LC041 &  Y1;

-- Node name is '~327~1' 
-- Equation name is '~327~1', location is LC003, type is buried.
-- synthesized logic cell 
_LC003   = LCELL( _EQ042 $  GND);
  _EQ042 =  X2 &  Y1;

-- Node name is '~336~1' 
-- Equation name is '~336~1', location is LC002, type is buried.
-- synthesized logic cell 
_LC002   = LCELL( _EQ043 $  GND);
  _EQ043 =  X1 &  Y1;

-- Node name is '~345~1' 
-- Equation name is '~345~1', location is LC036, type is buried.
-- synthesized logic cell 
_LC036   = LCELL( _EQ044 $  GND);
  _EQ044 =  X0 &  Y1;

-- Node name is '~421~1' 
-- Equation name is '~421~1', location is LC035, type is buried.
-- synthesized logic cell 
_LC035   = LCELL( _EQ045 $  GND);
  _EQ045 =  X3 &  Y2
         #  _LC034 & !Y2;

-- Node name is '~427~1' 
-- Equation name is '~427~1', location is LC034, type is buried.
-- synthesized logic cell 
_LC034   = LCELL( _EQ046 $  GND);
  _EQ046 =  _LC035 &  Y2;

-- Node name is '~433~1' 
-- Equation name is '~433~1', location is LC019, type is buried.
-- synthesized logic cell 
_LC019   = LCELL( _EQ047 $  GND);
  _EQ047 =  X2 &  Y2
         #  _LC039 & !Y2;

-- Node name is '~436~1' 
-- Equation name is '~436~1', location is LC039, type is buried.
-- synthesized logic cell 
_LC039   = LCELL( _EQ048 $  GND);
  _EQ048 =  _LC019 &  Y2;

-- Node name is '~442~1' 
-- Equation name is '~442~1', location is LC032, type is buried.
-- synthesized logic cell 
_LC032   = LCELL( _EQ049 $  GND);
  _EQ049 =  X1 &  Y2
         #  _LC018 & !Y2;

-- Node name is '~445~1' 
-- Equation name is '~445~1', location is LC018, type is buried.
-- synthesized logic cell 
_LC018   = LCELL( _EQ050 $  GND);
  _EQ050 =  _LC032 &  Y2;

-- Node name is '~451~1' 
-- Equation name is '~451~1', location is LC020, type is buried.
-- synthesized logic cell 
_LC020   = LCELL( _EQ051 $  GND);
  _EQ051 =  X0 &  Y2
         #  _LC021 & !Y2;

-- Node name is '~454~1' 
-- Equation name is '~454~1', location is LC021, type is buried.
-- synthesized logic cell 
_LC021   = LCELL( _EQ052 $  GND);
  _EQ052 =  _LC020 &  Y2;

-- Node name is '~545~1' 
-- Equation name is '~545~1', location is LC054, type is buried.
-- synthesized logic cell 
_LC054   = LCELL( _EQ053 $  GND);
  _EQ053 =  X3 &  Y3
         #  _LC061 & !Y3;

-- Node name is '~551~1' 
-- Equation name is '~551~1', location is LC061, type is buried.
-- synthesized logic cell 
_LC061   = LCELL( _EQ054 $  GND);
  _EQ054 =  _LC054 &  Y3;

-- Node name is '~557~1' 
-- Equation name is '~557~1', location is LC014, type is buried.
-- synthesized logic cell 
_LC014   = LCELL( _EQ055 $  GND);
  _EQ055 =  X2 &  Y3
         #  _LC063 & !Y3;

-- Node name is '~560~1' 
-- Equation name is '~560~1', location is LC063, type is buried.
-- synthesized logic cell 
_LC063   = LCELL( _EQ056 $  GND);
  _EQ056 =  _LC014 &  Y3;

-- Node name is '~566~1' 
-- Equation name is '~566~1', location is LC050, type is buried.
-- synthesized logic cell 
_LC050   = LCELL( _EQ057 $  GND);
  _EQ057 =  X1 &  Y3
         #  _LC055 & !Y3;

-- Node name is '~569~1' 
-- Equation name is '~569~1', location is LC055, type is buried.
-- synthesized logic cell 
_LC055   = LCELL( _EQ058 $  GND);
  _EQ058 =  _LC050 &  Y3;

-- Node name is '~575~1' 
-- Equation name is '~575~1', location is LC057, type is buried.
-- synthesized logic cell 
_LC057   = LCELL( _EQ059 $  GND);
  _EQ059 =  X0 &  Y3
         #  _LC059 & !Y3;

-- Node name is '~578~1' 
-- Equation name is '~578~1', location is LC059, type is buried.
-- synthesized logic cell 
_LC059   = LCELL( _EQ060 $  GND);
  _EQ060 =  _LC057 &  Y3;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                                        e:\ajun\mult4x4.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,638K

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -