show.rpt

此程序能够实现4位二进制乘法


Device-Specific Information:                                  e:\ajun\show.rpt
show

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  73    115    H     OUTPUT      t        0      0   0    1    0    0    0  SOU0
  76    120    H     OUTPUT      t        0      0   0    1    0    0    0  SOU1
  77    123    H     OUTPUT      t        0      0   0    1    0    0    0  SOU2
  75    118    H     OUTPUT      t        0      0   0    1    0    0    0  SOU3
  74    117    H     OUTPUT      t        0      0   0    1    0    0    0  SOU4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                                  e:\ajun\show.rpt
show

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                   Logic cells placed in LAB 'H'
        +--------- LC115 SOU0
        | +------- LC120 SOU1
        | | +----- LC123 SOU2
        | | | +--- LC118 SOU3
        | | | | +- LC117 SOU4
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'H'
LC      | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':

Pin
12   -> * - - - - | - - - - - - - * | <-- SI0
11   -> - * - - - | - - - - - - - * | <-- SI1
10   -> - - * - - | - - - - - - - * | <-- SI2
9    -> - - - * - | - - - - - - - * | <-- SI3
8    -> - - - - * | - - - - - - - * | <-- SI4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                                  e:\ajun\show.rpt
show

** EQUATIONS **

SI0      : INPUT;
SI1      : INPUT;
SI2      : INPUT;
SI3      : INPUT;
SI4      : INPUT;

-- Node name is 'SOU0' 
-- Equation name is 'SOU0', location is LC115, type is output.
 SOU0    = LCELL(!SI0 $  GND);

-- Node name is 'SOU1' 
-- Equation name is 'SOU1', location is LC120, type is output.
 SOU1    = LCELL(!SI1 $  GND);

-- Node name is 'SOU2' 
-- Equation name is 'SOU2', location is LC123, type is output.
 SOU2    = LCELL(!SI2 $  GND);

-- Node name is 'SOU3' 
-- Equation name is 'SOU3', location is LC118, type is output.
 SOU3    = LCELL(!SI3 $  GND);

-- Node name is 'SOU4' 
-- Equation name is 'SOU4', location is LC117, type is output.
 SOU4    = LCELL(!SI4 $  GND);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                                           e:\ajun\show.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,114K