lcd_control.hier_info

用FPGA设计12832中文液晶控制器,采用状态机的方式

|LCD_Control
clk => div_cnt[14].CLK
clk => div_cnt[13].CLK
clk => div_cnt[12].CLK
clk => div_cnt[11].CLK
clk => div_cnt[10].CLK
clk => div_cnt[9].CLK
clk => div_cnt[8].CLK
clk => div_cnt[7].CLK
clk => div_cnt[6].CLK
clk => div_cnt[5].CLK
clk => div_cnt[4].CLK
clk => div_cnt[3].CLK
clk => div_cnt[2].CLK
clk => div_cnt[1].CLK
clk => div_cnt[0].CLK
clk => data_rom:rom1.clock
rst_n => div_cnt[14].ACLR
rst_n => div_cnt[13].ACLR
rst_n => div_cnt[12].ACLR
rst_n => div_cnt[11].ACLR
rst_n => div_cnt[10].ACLR
rst_n => div_cnt[9].ACLR
rst_n => div_cnt[8].ACLR
rst_n => div_cnt[7].ACLR
rst_n => div_cnt[6].ACLR
rst_n => div_cnt[5].ACLR
rst_n => div_cnt[4].ACLR
rst_n => div_cnt[3].ACLR
rst_n => div_cnt[2].ACLR
rst_n => div_cnt[1].ACLR
rst_n => div_cnt[0].ACLR
rst_n => current_state~1.IN1
lcd_rs <= rs~0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rw <= <GND>
lcd_en <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] <= data~5.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= data~1.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|LCD_Control|data_rom:rom1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|LCD_Control|data_rom:rom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mp51:auto_generated.address_a[0]
address_a[1] => altsyncram_mp51:auto_generated.address_a[1]
address_a[2] => altsyncram_mp51:auto_generated.address_a[2]
address_a[3] => altsyncram_mp51:auto_generated.address_a[3]
address_a[4] => altsyncram_mp51:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mp51:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mp51:auto_generated.q_a[0]
q_a[1] <= altsyncram_mp51:auto_generated.q_a[1]
q_a[2] <= altsyncram_mp51:auto_generated.q_a[2]
q_a[3] <= altsyncram_mp51:auto_generated.q_a[3]
q_a[4] <= altsyncram_mp51:auto_generated.q_a[4]
q_a[5] <= altsyncram_mp51:auto_generated.q_a[5]
q_a[6] <= altsyncram_mp51:auto_generated.q_a[6]
q_a[7] <= altsyncram_mp51:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LCD_Control|data_rom:rom1|altsyncram:altsyncram_component|altsyncram_mp51:auto_generated
address_a[0] => altsyncram_mg72:altsyncram1.address_a[0]
address_a[1] => altsyncram_mg72:altsyncram1.address_a[1]
address_a[2] => altsyncram_mg72:altsyncram1.address_a[2]
address_a[3] => altsyncram_mg72:altsyncram1.address_a[3]
address_a[4] => altsyncram_mg72:altsyncram1.address_a[4]
clock0 => altsyncram_mg72:altsyncram1.clock0
q_a[0] <= altsyncram_mg72:altsyncram1.q_a[0]
q_a[1] <= altsyncram_mg72:altsyncram1.q_a[1]
q_a[2] <= altsyncram_mg72:altsyncram1.q_a[2]
q_a[3] <= altsyncram_mg72:altsyncram1.q_a[3]
q_a[4] <= altsyncram_mg72:altsyncram1.q_a[4]
q_a[5] <= altsyncram_mg72:altsyncram1.q_a[5]
q_a[6] <= altsyncram_mg72:altsyncram1.q_a[6]
q_a[7] <= altsyncram_mg72:altsyncram1.q_a[7]


|LCD_Control|data_rom:rom1|altsyncram:altsyncram_component|altsyncram_mp51:auto_generated|altsyncram_mg72:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT