hmb_max.tan.summary

来自「ALTERA Nios II Embedded Evaluation Kit开发」· SUMMARY 代码 · 共 97 行

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 1.446 ns
From           : HC_VGA_DATA[2]
To             : VGA_DATA_DECODE:u1|d1_RGB[2]
From Clock     : --
To Clock       : HC_VGA_CLOCK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 10.585 ns
From           : Terasic_I2CBir_bus:u2|cnt[7]
To             : HC_ID_I2CDAT
From Clock     : HC_ID_I2CSCL
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 6.238 ns
From           : HC_ADC_DIN
To             : ADC_DIN
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.373 ns
From           : HC_ID_I2CDAT
To             : Terasic_I2CBir_bus:u2|pre_w_r
From Clock     : --
To Clock       : HC_ID_I2CSCL
Failed Paths   : 0

Type           : Clock Setup: 'HC_ID_I2CSCL'
Slack          : N/A
Required Time  : None
Actual Time    : 227.22 MHz ( period = 4.401 ns )
From           : Terasic_I2CBir_bus:u2|cnt[3]
To             : Terasic_I2CBir_bus:u2|cnt[7]
From Clock     : HC_ID_I2CSCL
To Clock       : HC_ID_I2CSCL
Failed Paths   : 0

Type           : Clock Setup: 'HC_VGA_CLOCK'
Slack          : N/A
Required Time  : None
Actual Time    : 273.15 MHz ( period = 3.661 ns )
From           : VGA_DATA_DECODE:u1|color_phase_counter[1]
To             : VGA_DATA_DECODE:u1|VGA_B[9]
From Clock     : HC_VGA_CLOCK
To Clock       : HC_VGA_CLOCK
Failed Paths   : 0

Type           : Clock Setup: 'HC_NCLK'
Slack          : N/A
Required Time  : None
Actual Time    : 302.30 MHz ( period = 3.308 ns )
From           : LCD_DATA_DECODE:u3|color_phase_counter[0]
To             : LCD_DATA_DECODE:u3|LCD_B[5]
From Clock     : HC_NCLK
To Clock       : HC_NCLK
Failed Paths   : 0

Type           : Clock Setup: 'OSC100'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 304.04 MHz ( period = 3.289 ns )
From           : SAMPLE_CLK[0]
To             : SAMPLE_CLK[5]
From Clock     : OSC100
To Clock       : OSC100
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------