spc.map.eqn

Alera 的8051 IP core的示例文件5个

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--R1_state.x_stop is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|state.x_stop
R1_state.x_stop = DFFEAS(R1L6, Q1L40, RST,  ,  ,  ,  ,  ,  );


--R1_partoser[0] is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|partoser[0]
R1_partoser[0] = DFFEAS(R1L29, Q1L40, RST,  , R1L17,  ,  ,  ,  );


--R1_state.x_shift is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|state.x_shift
R1_state.x_shift = DFFEAS(R1L43, Q1L40, RST,  ,  ,  ,  ,  ,  );


--R1_state.x_wait is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|state.x_wait
R1_state.x_wait = DFFEAS(R1L10, Q1L40, RST,  ,  ,  ,  ,  ,  );


--R1L50 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|txd~30
R1L50 = R1_state.x_shift # R1_state.x_wait;


--R1_state.x_idle is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|state.x_idle
R1_state.x_idle = DFFEAS(R1L40, Q1L40, RST,  ,  ,  ,  ,  ,  );


--R1L51 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|txd~31
R1L51 = R1_state.x_stop # R1_partoser[0] & R1L50 # !R1_state.x_idle;


--S1__clk0 is PLL20:inst4|altpll:altpll_component|_clk0
S1__clk0 = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(CLK), .INCLK());

--S1__clk1 is PLL20:inst4|altpll:altpll_component|_clk1
S1__clk1 = PLL.CLK1(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(CLK), .INCLK());


--A1L7 is altera_internal_jtag~TDO
A1L7 = CYCLONEII_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , L1L27);

--A1L8 is altera_internal_jtag~TMSUTAP
A1L8 = CYCLONEII_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , L1L27);

--A1L6 is altera_internal_jtag~TCKUTAP
A1L6 = CYCLONEII_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , L1L27);

--altera_internal_jtag is altera_internal_jtag
altera_internal_jtag = CYCLONEII_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , L1L27);


--R1_xmit_cmd_p is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xmit_cmd_p
R1_xmit_cmd_p = DFFEAS(R1L102, B1L4,  ,  ,  ,  ,  ,  ,  );


--R1_xcnt16[0] is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[0]
R1_xcnt16[0] = DFFEAS(R1L75, Q1L40, RST,  ,  ,  ,  , R1L99,  );


--R1_xcnt16[2] is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[2]
R1_xcnt16[2] = DFFEAS(R1L85, Q1L40, RST,  ,  ,  ,  , R1L99,  );


--R1_xcnt16[1] is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[1]
R1_xcnt16[1] = DFFEAS(R1L80, Q1L40, RST,  ,  ,  ,  , R1L99,  );


--R1_xcnt16[3] is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[3]
R1_xcnt16[3] = DFFEAS(R1L90, Q1L40, RST,  ,  ,  ,  , R1L99,  );


--R1_xcnt16[4] is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[4]
R1_xcnt16[4] = DFFEAS(R1L95, Q1L40, RST,  ,  ,  ,  , R1L99,  );


--B1L7 is KX232:inst1|rtl~91
B1L7 = R1_xcnt16[2] & R1_xcnt16[1] & R1_xcnt16[3] & !R1_xcnt16[4];


--R1L5 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|next_state.x_stop~113~57
R1L5 = R1_state.x_stop & (R1_xmit_cmd_p # !B1L7 # !R1_xcnt16[0]);


--R1_xbitcnt[3] is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xbitcnt[3]
R1_xbitcnt[3] = DFFEAS(R1L69, Q1L40, RST,  ,  ,  ,  , R1L2,  );


--R1_xbitcnt[2] is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xbitcnt[2]
R1_xbitcnt[2] = DFFEAS(R1L64, Q1L40, RST,  ,  ,  ,  , R1L2,  );


--R1_xbitcnt[1] is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xbitcnt[1]
R1_xbitcnt[1] = DFFEAS(R1L59, Q1L40, RST,  ,  ,  ,  , R1L2,  );


--R1_xbitcnt[0] is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xbitcnt[0]
R1_xbitcnt[0] = DFFEAS(R1L54, Q1L40, RST,  ,  ,  ,  , R1L2,  );


--R1L7 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|next_state.x_stop~115~49
R1L7 = R1_xbitcnt[3] & !R1_xbitcnt[2] & !R1_xbitcnt[1] & !R1_xbitcnt[0];


--R1L8 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|next_state.x_wait~109~54
R1L8 = B1L7 & !R1_xcnt16[0];


--R1L6 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|next_state.x_stop~115~2
R1L6 = R1L5 # R1_state.x_wait & R1L7 & R1L8;


--Q1L40 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_baud:iBAUD|bclk_t~clkctrl
Q1L40 = CLKCTRL(.INCLK[0] = Q1_bclk_t) WITH (clock_type = "Global Clock");


--R1_partoser[1] is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|partoser[1]
R1_partoser[1] = DFFEAS(R1L30, Q1L40, RST,  , R1L17,  ,  ,  ,  );


--N1_xdata[0] is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|xdata[0]
N1_xdata[0] = DFFEAS(N1L23, Q1L40,  ,  , N1L229,  ,  ,  ,  );


--R1L29 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|partoser~25
R1L29 = R1_xmit_cmd_p & (R1_state.x_idle & R1_partoser[1] # !R1_state.x_idle & (N1_xdata[0])) # !R1_xmit_cmd_p & R1_partoser[1];


--R1L17 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|partoser[2]~28
R1L17 = R1_state.x_shift # R1_xmit_cmd_p & !R1_state.x_idle;


--R1L3 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|next_state.x_shift~10~2
R1L3 = R1_xcnt16[0] # R1L7 # !B1L7 # !R1_state.x_wait;


--R1L9 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|next_state.x_wait~109~55
R1L9 = R1_state.x_wait & (R1_xcnt16[0] # !B1L7);


--B1L8 is KX232:inst1|rtl~92
B1L8 = R1_xcnt16[0] & B1L7;


--R1_state.x_start is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|state.x_start
R1_state.x_start = DFFEAS(R1L4, Q1L40, RST,  ,  ,  ,  ,  ,  );


--R1L10 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|next_state.x_wait~110~2
R1L10 = R1_state.x_shift # R1L9 # B1L8 & R1_state.x_start;


--R1L1 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|next_state.x_idle~34~38
R1L1 = !R1_xmit_cmd_p & (R1_state.x_stop & B1L8 # !R1_state.x_idle);


--L1_hub_tdo is sld_hub:sld_hub_inst|hub_tdo
L1_hub_tdo = AMPP_FUNCTION(!A1L6, L1L26, !FB1_state[8]);


--N1_xmit_startH is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|xmit_startH
N1_xmit_startH = DFFEAS(N1L26, Q1L40,  ,  ,  ,  ,  ,  ,  );


--R1L101 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xmit_cmd_p~101
R1L101 = B1L7 & (R1_xcnt16[0] & (!R1_state.x_wait) # !R1_xcnt16[0] & !R1_state.x_start) # !B1L7 & (!R1_state.x_start & !R1_state.x_wait);


--R1L102 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xmit_cmd_p~102
R1L102 = N1_xmit_startH # R1_xmit_cmd_p & R1L101 & !R1_state.x_stop;


--B1L4 is KX232:inst1|CLK~clkctrl
B1L4 = CLKCTRL(.INCLK[0] = S1__clk0) WITH (clock_type = "Global Clock");


--R1L75 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[0]~62
R1L75 = R1_xcnt16[0] $ VCC;

--R1L77 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[0]~63
R1L77 = CARRY(R1_xcnt16[0]);


--R1L99 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16_en~47
R1L99 = R1L101 & !R1L5;


--R1L80 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[1]~64
R1L80 = R1_xcnt16[1] & !R1L77 # !R1_xcnt16[1] & (R1L77 # GND);

--R1L82 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[1]~65
R1L82 = CARRY(!R1L77 # !R1_xcnt16[1]);


--R1L85 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[2]~66
R1L85 = R1_xcnt16[2] & (R1L82 $ GND) # !R1_xcnt16[2] & !R1L82 & VCC;

--R1L87 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[2]~67
R1L87 = CARRY(R1_xcnt16[2] & !R1L82);


--R1L90 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[3]~68
R1L90 = R1_xcnt16[3] & !R1L87 # !R1_xcnt16[3] & (R1L87 # GND);

--R1L92 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[3]~69
R1L92 = CARRY(!R1L87 # !R1_xcnt16[3]);


--R1L95 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xcnt16[4]~70
R1L95 = R1_xcnt16[4] $ !R1L92;


--R1L54 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xbitcnt[0]~54
R1L54 = R1_xbitcnt[0] & (R1L3 $ GND) # !R1_xbitcnt[0] & !R1L3 & VCC;

--R1L56 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xbitcnt[0]~55
R1L56 = CARRY(R1_xbitcnt[0] & !R1L3);


--R1L59 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xbitcnt[1]~56
R1L59 = R1_xbitcnt[1] & !R1L56 # !R1_xbitcnt[1] & (R1L56 # GND);

--R1L61 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xbitcnt[1]~57
R1L61 = CARRY(!R1L56 # !R1_xbitcnt[1]);


--R1L64 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xbitcnt[2]~58
R1L64 = R1_xbitcnt[2] & (R1L61 $ GND) # !R1_xbitcnt[2] & !R1L61 & VCC;

--R1L66 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xbitcnt[2]~59
R1L66 = CARRY(R1_xbitcnt[2] & !R1L61);


--R1L69 is KX232:inst1|KONXIN1:inst1|KONXIN_EXP1:inst|suart:iUART|u_xmit:iXMIT|xbitcnt[3]~60
R1L69 = R1L66 $ R1_xbitcnt[3];