br_cell.v

来自「一些很有用的verilog源码 希望对大家有帮助」· Verilog 代码 · 共 10 行

module  Bypass_Register(scan_out, scan_in, shiftDR, clockDR);
  output 	scan_out;
  input 		scan_in, shiftDR, clockDR;
  reg 		scan_out;

  always @ (posedge clockDR) scan_out <= scan_in & shiftDR;

endmodule