📄 texi.vho
字号:
SIGNAL \add~9452_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~4_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~4_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \licheng3[2]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \licheng3[2]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9598_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9598_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \licheng3[4]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \licheng3[4]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~1131_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~1131_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9456_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9456_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9453_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9453_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \licheng4[3]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \licheng4[3]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \licheng4[4]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \licheng4[4]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9454_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9454_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \licheng4[2]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \licheng4[2]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9455_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9455_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~1132_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~1132_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \licheng3[3]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \licheng3[3]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait3[1]~11_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait3[1]~11_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount1[6]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount1[6]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount1[2]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount1[2]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9731_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9731_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount1[4]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount1[4]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9561_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9561_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount1[5]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount1[5]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9562_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9562_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~7_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~7_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount1[1]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount1[1]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9560_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9560_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount1[3]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount1[3]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~1137_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~1137_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9585_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9585_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait1[4]~686_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait1[4]~686_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait1~691_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait1~691_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \LessThan~2765_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \LessThan~2765_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \LessThan~2764_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \LessThan~2764_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \LessThan~2766_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \LessThan~2766_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9563_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9563_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait1[1]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait1[1]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9583_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9583_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9592_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9592_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait1[2]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait1[2]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait1~694_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait1~694_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9578_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9578_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9594_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9594_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait1[3]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait1[3]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait1~692_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait1~692_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9568_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9568_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9584_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9584_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait1[4]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait1[4]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait1~693_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait1~693_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9573_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9573_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~1139_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~1139_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~1138_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~1138_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~1140_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~1140_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \LessThan~2759_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \LessThan~2759_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait2[1]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait2[1]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9593_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9593_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait2[2]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait2[2]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9597_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9597_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait2[3]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait2[3]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait2[4]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait2[4]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~1141_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~1141_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~9_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~9_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9430_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9430_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait3[1]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait3[1]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9435_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9435_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait3[4]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait3[4]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9440_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9440_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9445_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9445_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait3[2]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait3[2]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timewait3[3]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timewait3[3]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9726_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9726_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \fee24[1]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fee24[1]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9599_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9599_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9604_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9604_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \fee24[3]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fee24[3]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9609_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9609_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \fee24[2]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fee24[2]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \fee24[4]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fee24[4]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9614_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9614_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \LessThan~2760_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \LessThan~2760_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \fee22[1]~964_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fee22[1]~964_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount2[9]~27_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount2[9]~27_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount2[2]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount2[2]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9659_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9659_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount2[1]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount2[1]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9664_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9664_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount2[3]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount2[3]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9649_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9649_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount2[4]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount2[4]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9654_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9654_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~1144_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~1144_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount2[8]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount2[8]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9674_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9674_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount2[5]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount2[5]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9669_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9669_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount2[6]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount2[6]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9679_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9679_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount2[7]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount2[7]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9684_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9684_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~1145_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~1145_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \timecount2[9]~I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \timecount2[9]~I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9644_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9644_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \rtl~1146_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rtl~1146_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add~9692_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \add~9692_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \fee22~971_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \fee22~971_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \LessThan~2770_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \LessThan~2770_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \LessThan~2771_I_modesel\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \LessThan~2771_I_pathsel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \LessThan~2767_I_modesel\ : std_logic_vector(12 DOWNTO 0);
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -