traffic.map.eqn

VHDL 学习很好的一个例程

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--first[0] is first[0]
--operation mode is normal

first[0]_lut_out = A1L87 & (!first[0]) # !A1L87 & A1L501;
first[0] = DFFEAS(first[0]_lut_out, div_cnt[24], rst, , , first[0], , , A1L97);


--en_xhdl[0] is en_xhdl[0]
--operation mode is normal

en_xhdl[0]_lut_out = !en_xhdl[0];
en_xhdl[0] = DFFEAS(en_xhdl[0]_lut_out, div_cnt[15], rst, , , , , , );


--en_xhdl[1] is en_xhdl[1]
--operation mode is normal

en_xhdl[1]_lut_out = !en_xhdl[1];
en_xhdl[1] = DFFEAS(en_xhdl[1]_lut_out, div_cnt[15], rst, , , , , , );


--second[0] is second[0]
--operation mode is normal

second[0]_lut_out = A1L121 & (second[0]) # !A1L121 & (A1L021 & (!second[0]) # !A1L021 & state[1]);
second[0] = DFFEAS(second[0]_lut_out, div_cnt[24], rst, , , , , , );


--A1L4 is data4[0]~160
--operation mode is normal

A1L4 = en_xhdl[0] & (!second[0]) # !en_xhdl[0] & (en_xhdl[1] & (!second[0]) # !en_xhdl[1] & first[0]);


--first[1] is first[1]
--operation mode is normal

first[1]_lut_out = A1L87 & !A1L97 & (first[0] $ !first[1]);
first[1] = DFFEAS(first[1]_lut_out, div_cnt[24], rst, , , , , , );


--second[1] is second[1]
--operation mode is normal

second[1]_lut_out = A1L121 & (second[1]) # !A1L121 & (A1L601 # !A1L711);
second[1] = DFFEAS(second[1]_lut_out, div_cnt[24], rst, , , , , , );


--A1L5 is data4[1]~161
--operation mode is normal

A1L5 = en_xhdl[0] & (!second[1]) # !en_xhdl[0] & (en_xhdl[1] & (!second[1]) # !en_xhdl[1] & first[1]);


--second[2] is second[2]
--operation mode is normal

second[2]_lut_out = A1L121 & second[2] # !A1L121 & A1L021 & (second[2] $ A1L111);
second[2] = DFFEAS(second[2]_lut_out, div_cnt[24], rst, , , , , , );


--first[2] is first[2]
--operation mode is normal

first[2]_lut_out = A1L87 & (!A1L1) # !A1L87 & !A1L701;
first[2] = DFFEAS(first[2]_lut_out, div_cnt[24], rst, , , first[2], , , A1L97);


--A1L6 is data4[2]~162
--operation mode is normal

A1L6 = en_xhdl[0] & second[2] # !en_xhdl[0] & (en_xhdl[1] & second[2] # !en_xhdl[1] & (first[2]));


--second[3] is second[3]
--operation mode is normal

second[3]_lut_out = A1L121 & second[3] # !A1L121 & A1L021 & (second[3] $ A1L211);
second[3] = DFFEAS(second[3]_lut_out, div_cnt[24], rst, , , , , , );


--first[3] is first[3]
--operation mode is normal

first[3]_lut_out = A1L87 & (!A1L2) # !A1L87 & A1L801;
first[3] = DFFEAS(first[3]_lut_out, div_cnt[24], rst, , , first[3], , , A1L97);


--A1L7 is data4[3]~163
--operation mode is normal

A1L7 = en_xhdl[0] & second[3] # !en_xhdl[0] & (en_xhdl[1] & second[3] # !en_xhdl[1] & (first[3]));


--A1L59 is Mux~462
--operation mode is normal

A1L59 = A1L4 & (A1L7 # A1L5 $ A1L6) # !A1L4 & (A1L5 # A1L6 $ A1L7);


--A1L69 is Mux~463
--operation mode is normal

A1L69 = A1L4 & (A1L7 $ (A1L5 # !A1L6)) # !A1L4 & A1L5 & !A1L6 & !A1L7;


--A1L79 is Mux~464
--operation mode is normal

A1L79 = A1L5 & A1L4 & (!A1L7) # !A1L5 & (A1L6 & (!A1L7) # !A1L6 & A1L4);


--A1L89 is Mux~465
--operation mode is normal

A1L89 = A1L4 & (A1L5 $ !A1L6) # !A1L4 & (A1L5 & !A1L6 & A1L7 # !A1L5 & A1L6 & !A1L7);


--A1L99 is Mux~466
--operation mode is normal

A1L99 = A1L6 & A1L7 & (A1L5 # !A1L4) # !A1L6 & !A1L4 & A1L5 & !A1L7;


--A1L001 is Mux~467
--operation mode is normal

A1L001 = A1L5 & (A1L4 & (A1L7) # !A1L4 & A1L6) # !A1L5 & A1L6 & (A1L4 $ A1L7);


--A1L101 is Mux~468
--operation mode is normal

A1L101 = A1L6 & !A1L5 & (A1L4 $ !A1L7) # !A1L6 & A1L4 & (A1L5 $ !A1L7);


--state[1] is state[1]
--operation mode is normal

state[1]_lut_out = state[1] $ (!state[0] & !A1L901 & !A1L011);
state[1] = DFFEAS(state[1]_lut_out, div_cnt[24], rst, , , , , , );


--state[0] is state[0]
--operation mode is normal

state[0]_lut_out = state[1];
state[0] = DFFEAS(state[0]_lut_out, div_cnt[24], rst, , A1L521, , , , );


--A1L201 is Mux~469
--operation mode is normal

A1L201 = state[1] # !state[0];


--A1L301 is Mux~470
--operation mode is normal

A1L301 = state[0] # !state[1];


--A1L401 is Mux~471
--operation mode is normal

A1L401 = state[1] # state[0];


--div_cnt[24] is div_cnt[24]
--operation mode is normal

div_cnt[24]_carry_eqn = A1L56;
div_cnt[24]_lut_out = div_cnt[24] $ (!div_cnt[24]_carry_eqn);
div_cnt[24] = DFFEAS(div_cnt[24]_lut_out, clk, rst, , , , , , );


--A1L501 is Mux~472
--operation mode is normal

A1L501 = !state[0] # !state[1];


--A1L901 is reduce_or~0
--operation mode is normal

A1L901 = first[0] # first[2] # first[3] # first[1];


--A1L011 is reduce_or~1
--operation mode is normal

A1L011 = second[2] # second[3] # !second[1] # !second[0];


--A1L87 is first[3]~386
--operation mode is normal

A1L87 = state[0] & (!state[1] & !A1L011) # !state[0] & A1L901;


--A1L97 is first[3]~387
--operation mode is normal

A1L97 = !state[1] & !A1L901 & !A1L011;


--div_cnt[15] is div_cnt[15]
--operation mode is arithmetic

div_cnt[15]_carry_eqn = A1L74;
div_cnt[15]_lut_out = div_cnt[15] $ (div_cnt[15]_carry_eqn);
div_cnt[15] = DFFEAS(div_cnt[15]_lut_out, clk, rst, , , , , , );

--A1L94 is div_cnt[15]~180
--operation mode is arithmetic

A1L94 = CARRY(!A1L74 # !div_cnt[15]);


--A1L021 is second[3]~1005
--operation mode is normal

A1L021 = state[0] & !state[1] & (A1L011 # A1L901) # !state[0] & A1L011;


--A1L121 is second[3]~1006
--operation mode is normal

A1L121 = A1L901 & (!state[1] & !A1L011 # !state[0]);


--A1L711 is second[1]~1008
--operation mode is normal

A1L711 = second[0] $ !second[1] # !A1L021;


--A1L601 is Mux~473
--operation mode is normal

A1L601 = state[1] & (state[0] # !A1L011);


--A1L111 is reduce_or~58
--operation mode is normal

A1L111 = second[0] & second[1];


--A1L701 is Mux~474
--operation mode is normal

A1L701 = state[0] # A1L011 # !state[1];


--A1L1 is add~485
--operation mode is normal

A1L1 = first[2] $ (first[0] # first[1]);


--A1L211 is reduce_or~59
--operation mode is normal

A1L211 = second[0] & second[1] & (!second[2]);


--A1L801 is Mux~475
--operation mode is normal

A1L801 = A1L011 & !state[0] # !state[1];


--A1L2 is add~486
--operation mode is normal

A1L2 = first[3] $ (first[0] # first[2] # first[1]);


--A1L521 is state[1]~254
--operation mode is normal

A1L521 = A1L901 & (state[1] & state[0]) # !A1L901 & (state[1] & state[0] # !A1L011);


--div_cnt[23] is div_cnt[23]
--operation mode is arithmetic

div_cnt[23]_carry_eqn = A1L36;
div_cnt[23]_lut_out = div_cnt[23] $ (div_cnt[23]_carry_eqn);
div_cnt[23] = DFFEAS(div_cnt[23]_lut_out, clk, rst, , , , , , );

--A1L56 is div_cnt[23]~184
--operation mode is arithmetic

A1L56 = CARRY(!A1L36 # !div_cnt[23]);


--div_cnt[14] is div_cnt[14]
--operation mode is arithmetic

div_cnt[14]_carry_eqn = A1L54;
div_cnt[14]_lut_out = div_cnt[14] $ (!div_cnt[14]_carry_eqn);
div_cnt[14] = DFFEAS(div_cnt[14]_lut_out, clk, rst, , , , , , );

--A1L74 is div_cnt[14]~188
--operation mode is arithmetic

A1L74 = CARRY(div_cnt[14] & (!A1L54));


--div_cnt[22] is div_cnt[22]
--operation mode is arithmetic

div_cnt[22]_carry_eqn = A1L16;
div_cnt[22]_lut_out = div_cnt[22] $ (!div_cnt[22]_carry_eqn);
div_cnt[22] = DFFEAS(div_cnt[22]_lut_out, clk, rst, , , , , , );

--A1L36 is div_cnt[22]~192
--operation mode is arithmetic

A1L36 = CARRY(div_cnt[22] & (!A1L16));


--div_cnt[13] is div_cnt[13]
--operation mode is arithmetic

div_cnt[13]_carry_eqn = A1L34;
div_cnt[13]_lut_out = div_cnt[13] $ (div_cnt[13]_carry_eqn);
div_cnt[13] = DFFEAS(div_cnt[13]_lut_out, clk, rst, , , , , , );

--A1L54 is div_cnt[13]~196
--operation mode is arithmetic

A1L54 = CARRY(!A1L34 # !div_cnt[13]);


--div_cnt[21] is div_cnt[21]
--operation mode is arithmetic

div_cnt[21]_carry_eqn = A1L95;
div_cnt[21]_lut_out = div_cnt[21] $ (div_cnt[21]_carry_eqn);
div_cnt[21] = DFFEAS(div_cnt[21]_lut_out, clk, rst, , , , , , );

--A1L16 is div_cnt[21]~200
--operation mode is arithmetic

A1L16 = CARRY(!A1L95 # !div_cnt[21]);


--div_cnt[12] is div_cnt[12]
--operation mode is arithmetic

div_cnt[12]_carry_eqn = A1L14;
div_cnt[12]_lut_out = div_cnt[12] $ (!div_cnt[12]_carry_eqn);
div_cnt[12] = DFFEAS(div_cnt[12]_lut_out, clk, rst, , , , , , );

--A1L34 is div_cnt[12]~204