beep.map.eqn

用CPLD驱动扬声器实现音乐的播放

-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_out is buzzer:inst|out
--operation mode is normal

B1_out_lut_out = B1L25 & B1_out # !B1L25 & (B1L42);
B1_out = DFFEAS(B1_out_lut_out, clk, VCC, , , , , !reset, );


--B1_state.111 is buzzer:inst|state.111
--operation mode is normal

B1_state.111_lut_out = B1L25 & (B1_state.111) # !B1L25 & (B1_state.110 & B1L32 # !B1_state.110 & !B1L32 & B1_state.111);
B1_state.111 = DFFEAS(B1_state.111_lut_out, clk, VCC, , , , , !reset, );


--B1_clk_div2[11] is buzzer:inst|clk_div2[11]
--operation mode is arithmetic

B1_clk_div2[11]_carry_eqn = B1L84;
B1_clk_div2[11]_lut_out = B1_clk_div2[11] $ (B1_clk_div2[11]_carry_eqn);
B1_clk_div2[11] = DFFEAS(B1_clk_div2[11]_lut_out, clk, VCC, , B1L80, , , B1L79, );

--B1L86 is buzzer:inst|clk_div2[11]~2069
--operation mode is arithmetic

B1L86 = CARRY(!B1L84 # !B1_clk_div2[11]);


--B1_clk_div2[9] is buzzer:inst|clk_div2[9]
--operation mode is arithmetic

B1_clk_div2[9]_carry_eqn = B1L69;
B1_clk_div2[9]_lut_out = B1_clk_div2[9] $ (B1_clk_div2[9]_carry_eqn);
B1_clk_div2[9] = DFFEAS(B1_clk_div2[9]_lut_out, clk, VCC, , B1L80, , , B1L79, );

--B1L71 is buzzer:inst|clk_div2[9]~2073
--operation mode is arithmetic

B1L71 = CARRY(!B1L69 # !B1_clk_div2[9]);


--B1_clk_div2[6] is buzzer:inst|clk_div2[6]
--operation mode is arithmetic

B1_clk_div2[6]_carry_eqn = B1L63;
B1_clk_div2[6]_lut_out = B1_clk_div2[6] $ (!B1_clk_div2[6]_carry_eqn);
B1_clk_div2[6] = DFFEAS(B1_clk_div2[6]_lut_out, clk, VCC, , B1L80, , , B1L79, );

--B1L65 is buzzer:inst|clk_div2[6]~2077
--operation mode is arithmetic

B1L65 = CARRY(B1_clk_div2[6] & (!B1L63));


--B1_clk_div2[1] is buzzer:inst|clk_div2[1]
--operation mode is arithmetic

B1_clk_div2[1]_carry_eqn = B1L53;
B1_clk_div2[1]_lut_out = B1_clk_div2[1] $ (B1_clk_div2[1]_carry_eqn);
B1_clk_div2[1] = DFFEAS(B1_clk_div2[1]_lut_out, clk, VCC, , B1L80, , , B1L79, );

--B1L55 is buzzer:inst|clk_div2[1]~2081
--operation mode is arithmetic

B1L55 = CARRY(!B1L53 # !B1_clk_div2[1]);


--B1_clk_div2[2] is buzzer:inst|clk_div2[2]
--operation mode is arithmetic

B1_clk_div2[2]_carry_eqn = B1L55;
B1_clk_div2[2]_lut_out = B1_clk_div2[2] $ (!B1_clk_div2[2]_carry_eqn);
B1_clk_div2[2] = DFFEAS(B1_clk_div2[2]_lut_out, clk, VCC, , B1L80, , , B1L79, );

--B1L57 is buzzer:inst|clk_div2[2]~2085
--operation mode is arithmetic

B1L57 = CARRY(B1_clk_div2[2] & (!B1L55));


--B1_clk_div2[0] is buzzer:inst|clk_div2[0]
--operation mode is arithmetic

B1_clk_div2[0]_lut_out = !B1_clk_div2[0];
B1_clk_div2[0] = DFFEAS(B1_clk_div2[0]_lut_out, clk, VCC, , B1L80, , , B1L79, );

--B1L53 is buzzer:inst|clk_div2[0]~2089
--operation mode is arithmetic

B1L53 = CARRY(B1_clk_div2[0]);


--B1_clk_div2[4] is buzzer:inst|clk_div2[4]
--operation mode is arithmetic

B1_clk_div2[4]_carry_eqn = B1L59;
B1_clk_div2[4]_lut_out = B1_clk_div2[4] $ (!B1_clk_div2[4]_carry_eqn);
B1_clk_div2[4] = DFFEAS(B1_clk_div2[4]_lut_out, clk, VCC, , B1L80, , , B1L79, );

--B1L61 is buzzer:inst|clk_div2[4]~2093
--operation mode is arithmetic

B1L61 = CARRY(B1_clk_div2[4] & (!B1L59));


--B1_clk_div2[8] is buzzer:inst|clk_div2[8]
--operation mode is arithmetic

B1_clk_div2[8]_carry_eqn = B1L67;
B1_clk_div2[8]_lut_out = B1_clk_div2[8] $ (!B1_clk_div2[8]_carry_eqn);
B1_clk_div2[8] = DFFEAS(B1_clk_div2[8]_lut_out, clk, VCC, , B1L80, , , B1L79, );

--B1L69 is buzzer:inst|clk_div2[8]~2097
--operation mode is arithmetic

B1L69 = CARRY(B1_clk_div2[8] & (!B1L67));


--B1L1 is buzzer:inst|Equal~1167
--operation mode is normal

B1L1 = B1_clk_div2[4] & B1_clk_div2[8];


--B1_clk_div2[5] is buzzer:inst|clk_div2[5]
--operation mode is arithmetic

B1_clk_div2[5]_carry_eqn = B1L61;
B1_clk_div2[5]_lut_out = B1_clk_div2[5] $ (B1_clk_div2[5]_carry_eqn);
B1_clk_div2[5] = DFFEAS(B1_clk_div2[5]_lut_out, clk, VCC, , B1L80, , , B1L79, );

--B1L63 is buzzer:inst|clk_div2[5]~2101
--operation mode is arithmetic

B1L63 = CARRY(!B1L61 # !B1_clk_div2[5]);


--B1_clk_div2[3] is buzzer:inst|clk_div2[3]
--operation mode is arithmetic

B1_clk_div2[3]_carry_eqn = B1L57;
B1_clk_div2[3]_lut_out = B1_clk_div2[3] $ (B1_clk_div2[3]_carry_eqn);
B1_clk_div2[3] = DFFEAS(B1_clk_div2[3]_lut_out, clk, VCC, , B1L80, , , B1L79, );

--B1L59 is buzzer:inst|clk_div2[3]~2105
--operation mode is arithmetic

B1L59 = CARRY(!B1L57 # !B1_clk_div2[3]);


--B1L2 is buzzer:inst|Equal~1168
--operation mode is normal

B1L2 = B1_clk_div2[5] & (!B1_clk_div2[3]);


--B1_clk_div2[12] is buzzer:inst|clk_div2[12]
--operation mode is normal

B1_clk_div2[12]_carry_eqn = B1L86;
B1_clk_div2[12]_lut_out = B1_clk_div2[12] $ (!B1_clk_div2[12]_carry_eqn);
B1_clk_div2[12] = DFFEAS(B1_clk_div2[12]_lut_out, clk, VCC, , B1L80, , , B1L79, );


--B1L3 is buzzer:inst|Equal~1169
--operation mode is normal

B1L3 = B1_clk_div2[0] & B1L1 & B1L2 & !B1_clk_div2[12];


--B1L4 is buzzer:inst|Equal~1170
--operation mode is normal

B1L4 = B1_clk_div2[6] & B1_clk_div2[1] & B1_clk_div2[2] & B1L3;


--B1_clk_div2[10] is buzzer:inst|clk_div2[10]
--operation mode is arithmetic

B1_clk_div2[10]_carry_eqn = B1L71;
B1_clk_div2[10]_lut_out = B1_clk_div2[10] $ (!B1_clk_div2[10]_carry_eqn);
B1_clk_div2[10] = DFFEAS(B1_clk_div2[10]_lut_out, clk, VCC, , B1L80, , , B1L79, );

--B1L84 is buzzer:inst|clk_div2[10]~2113
--operation mode is arithmetic

B1L84 = CARRY(B1_clk_div2[10] & (!B1L71));


--B1_clk_div2[7] is buzzer:inst|clk_div2[7]
--operation mode is arithmetic

B1_clk_div2[7]_carry_eqn = B1L65;
B1_clk_div2[7]_lut_out = B1_clk_div2[7] $ (B1_clk_div2[7]_carry_eqn);
B1_clk_div2[7] = DFFEAS(B1_clk_div2[7]_lut_out, clk, VCC, , B1L80, , , B1L79, );

--B1L67 is buzzer:inst|clk_div2[7]~2117
--operation mode is arithmetic

B1L67 = CARRY(!B1L65 # !B1_clk_div2[7]);


--B1L5 is buzzer:inst|Equal~1171
--operation mode is normal

B1L5 = B1_clk_div2[10] & (!B1_clk_div2[7]);


--B1L6 is buzzer:inst|Equal~1172
--operation mode is normal

B1L6 = B1_clk_div2[11] # !B1L5 # !B1L4 # !B1_clk_div2[9];


--B1L34 is buzzer:inst|Select~948
--operation mode is normal

B1L34 = B1_state.111 & (B1_out $ !B1L6);


--B1_state.100 is buzzer:inst|state.100
--operation mode is normal

B1_state.100_lut_out = B1L25 & (B1_state.100) # !B1L25 & (B1_state.011 & B1L32 # !B1_state.011 & !B1L32 & B1_state.100);
B1_state.100 = DFFEAS(B1_state.100_lut_out, clk, VCC, , , , , !reset, );


--B1L7 is buzzer:inst|Equal~1173
--operation mode is normal

B1L7 = B1_clk_div2[11] & (!B1_clk_div2[9]);


--B1L8 is buzzer:inst|Equal~1174
--operation mode is normal

B1L8 = B1_clk_div2[10] # !B1L7 # !B1L4 # !B1_clk_div2[7];


--B1L35 is buzzer:inst|Select~949
--operation mode is normal

B1L35 = B1L34 # B1_state.100 & (B1_out $ !B1L8);


--B1_state.101 is buzzer:inst|state.101
--operation mode is normal

B1_state.101_lut_out = B1L25 & (B1_state.101) # !B1L25 & (B1_state.100 & B1L32 # !B1_state.100 & !B1L32 & B1_state.101);
B1_state.101 = DFFEAS(B1_state.101_lut_out, clk, VCC, , , , , !reset, );


--B1L9 is buzzer:inst|Equal~1175
--operation mode is normal

B1L9 = B1_clk_div2[3] # B1_clk_div2[2] # B1_clk_div2[10] # !B1_clk_div2[5];


--B1L10 is buzzer:inst|Equal~1176
--operation mode is normal

B1L10 = B1_clk_div2[6] & (!B1_clk_div2[4] & !B1_clk_div2[1]);


--B1L11 is buzzer:inst|Equal~1177
--operation mode is normal

B1L11 = B1_clk_div2[0] & B1L7 & B1L10 & !B1_clk_div2[12];


--B1L12 is buzzer:inst|Equal~1178
--operation mode is normal

B1L12 = B1_clk_div2[8] # B1L9 # !B1L11 # !B1_clk_div2[7];


--B1L36 is buzzer:inst|Select~950
--operation mode is normal

B1L36 = B1_state.101 & (B1_out $ !B1L12);


--B1_state.001 is buzzer:inst|state.001
--operation mode is normal

B1_state.001_lut_out = B1L25 & (B1_state.001) # !B1L25 & (B1_state.000 & !B1L32 & B1_state.001 # !B1_state.000 & B1L32);
B1_state.001 = DFFEAS(B1_state.001_lut_out, clk, VCC, , , , , !reset, );


--B1L13 is buzzer:inst|Equal~1179
--operation mode is normal

B1L13 = B1_clk_div2[7] # !B1_clk_div2[10] # !B1_clk_div2[3] # !B1_clk_div2[8];


--B1L14 is buzzer:inst|Equal~1180
--operation mode is normal

B1L14 = B1_clk_div2[5] # B1L13 # !B1L11 # !B1_clk_div2[2];


--B1L37 is buzzer:inst|Select~951
--operation mode is normal

B1L37 = B1L36 # B1_state.001 & (B1_out $ !B1L14);


--B1_state.010 is buzzer:inst|state.010
--operation mode is normal

B1_state.010_lut_out = B1L25 & (B1_state.010) # !B1L25 & (B1_state.001 & B1L32 # !B1_state.001 & !B1L32 & B1_state.010);
B1_state.010 = DFFEAS(B1_state.010_lut_out, clk, VCC, , , , , !reset, );


--B1L15 is buzzer:inst|Equal~1181
--operation mode is normal

B1L15 = B1_clk_div2[11] & (!B1_clk_div2[2] & !B1_clk_div2[10]);


--B1L16 is buzzer:inst|Equal~1182
--operation mode is normal

B1L16 = B1_clk_div2[5] # !B1L15 # !B1L1 # !B1_clk_div2[1];


--B1L17 is buzzer:inst|Equal~1183
--operation mode is normal

B1L17 = B1_clk_div2[6] & B1_clk_div2[7] & !B1_clk_div2[0] & !B1_clk_div2[12];


--B1L18 is buzzer:inst|Equal~1184
--operation mode is normal

B1L18 = B1_clk_div2[3] & B1_clk_div2[9] & B1L17;


--B1L38 is buzzer:inst|Select~952
--operation mode is normal

B1L38 = B1_state.010 & (B1_out $ (!B1L16 & B1L18));


--B1_state.011 is buzzer:inst|state.011
--operation mode is normal

B1_state.011_lut_out = B1L25 & (B1_state.011) # !B1L25 & (B1_state.010 & B1L32 # !B1_state.010 & !B1L32 & B1_state.011);
B1_state.011 = DFFEAS(B1_state.011_lut_out, clk, VCC, , , , , !reset, );


--B1L19 is buzzer:inst|Equal~1185
--operation mode is normal

B1L19 = B1_clk_div2[6] # B1_clk_div2[1] # !B1_clk_div2[9];


--B1L20 is buzzer:inst|Equal~1186
--operation mode is normal

B1L20 = B1_clk_div2[7] # B1L19 # !B1L15 # !B1L3;


--B1L39 is buzzer:inst|Select~953
--operation mode is normal

B1L39 = B1L38 # B1_state.011 & (B1_out $ !B1L20);


--B1_state.110 is buzzer:inst|state.110
--operation mode is normal

B1_state.110_lut_out = B1L25 & (B1_state.110) # !B1L25 & (B1_state.101 & B1L32 # !B1_state.101 & !B1L32 & B1_state.110);
B1_state.110 = DFFEAS(B1_state.110_lut_out, clk, VCC, , , , , !reset, );


--B1L21 is buzzer:inst|Equal~1187
--operation mode is normal

B1L21 = B1_clk_div2[1] # B1_clk_div2[2] # B1_clk_div2[11] # !B1_clk_div2[8];


--B1L22 is buzzer:inst|Equal~1188
--operation mode is normal

B1L22 = B1_clk_div2[5] & B1_clk_div2[10] & B1L18 & !B1_clk_div2[4];


--B1L40 is buzzer:inst|Select~954
--operation mode is normal

B1L40 = B1_state.110 & (B1_out $ (!B1L21 & B1L22));


--B1L23 is buzzer:inst|Equal~1189
--operation mode is normal

B1L23 = B1_clk_div2[1] & B1_clk_div2[2];


--B1L24 is buzzer:inst|Equal~1190
--operation mode is normal

B1L24 = B1_clk_div2[8] # !B1L22 # !B1L23 # !B1_clk_div2[11];


--B1_state.000 is buzzer:inst|state.000
--operation mode is normal

B1_state.000_lut_out = !B1L43 & (reset);
B1_state.000 = DFFEAS(B1_state.000_lut_out, clk, VCC, , , , , , );


--B1L41 is buzzer:inst|Select~955
--operation mode is normal

B1L41 = B1L40 # !B1_state.000 & (B1_out $ !B1L24);


--B1L42 is buzzer:inst|Select~956
--operation mode is normal

B1L42 = B1L35 # B1L37 # B1L39 # B1L41;


--B1_clk_div1[1] is buzzer:inst|clk_div1[1]
--operation mode is normal

B1_clk_div1[1]_lut_out = B1L50 & (B1_clk_div1[1] $ B1_clk_div1[0]);
B1_clk_div1[1] = DFFEAS(B1_clk_div1[1]_lut_out, clk, VCC, , , , , , );


--B1_clk_div1[2] is buzzer:inst|clk_div1[2]
--operation mode is normal

B1_clk_div1[2]_lut_out = B1L50 & (B1_clk_div1[2] $ (B1_clk_div1[1] & B1_clk_div1[0]));
B1_clk_div1[2] = DFFEAS(B1_clk_div1[2]_lut_out, clk, VCC, , , , , , );