ilx509_driver.fit.eqn

本文件是用CPLD（EPM7064）驱动线阵CCD（ILX509）

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--Q[0] is Q[0] at LC30
Q[0]_reg_input = VCC;
Q[0] = TFFE(Q[0]_reg_input, CLK, , , );


--NUM[0] is NUM[0] at LC31
NUM[0]_reg_input = VCC;
NUM[0] = TFFE(NUM[0]_reg_input, !CLK, , , );


--NUM[1] is NUM[1] at LC32
NUM[1]_or_out = NUM[0];
NUM[1]_reg_input = NUM[1] $ NUM[1]_or_out;
NUM[1] = DFFE(NUM[1]_reg_input, !CLK, , , );


--Q[1] is Q[1] at LC58
Q[1]_or_out = Q[0];
Q[1]_reg_input = Q[1] $ Q[1]_or_out;
Q[1] = DFFE(Q[1]_reg_input, CLK, , , );


--NUM[2] is NUM[2] at LC18
NUM[2]_p1_out = NUM[1] & NUM[0];
NUM[2]_or_out = NUM[2];
NUM[2]_reg_input = NUM[2]_p1_out $ NUM[2]_or_out;
NUM[2] = DFFE(NUM[2]_reg_input, !CLK, , , );


--Q[3] is Q[3] at LC51
Q[3]_p1_out = Q[2] & Q[1] & Q[0];
Q[3]_or_out = Q[3];
Q[3]_reg_input = Q[3]_p1_out $ Q[3]_or_out;
Q[3] = DFFE(Q[3]_reg_input, CLK, , , );


--NUM[3] is NUM[3] at LC50
NUM[3]_p0_out = NUM[2] & NUM[3] & NUM[1] & NUM[0];
NUM[3]_p1_out = !NUM[2] & !NUM[3];
NUM[3]_p2_out = !NUM[3] & !NUM[1];
NUM[3]_p4_out = !NUM[3] & !NUM[0];
NUM[3]_or_out = A1L12 # NUM[3]_p0_out # NUM[3]_p1_out # NUM[3]_p2_out # NUM[3]_p4_out;
NUM[3]_reg_input = !(NUM[3]_or_out);
NUM[3] = DFFE(NUM[3]_reg_input, !CLK, , , );


--Q[4] is Q[4] at LC52
Q[4]_p1_out = !Q[3] & !Q[2] & Q[1] & Q[4] & Q[0];
Q[4]_p2_out = Q[3] & Q[2] & Q[1] & Q[0];
Q[4]_or_out = Q[4]_p1_out # Q[4]_p2_out;
Q[4]_reg_input = Q[4]_or_out;
Q[4] = TFFE(Q[4]_reg_input, CLK, , , );


--NUM[4] is NUM[4] at LC19
NUM[4]_p1_out = NUM[3] & NUM[2] & NUM[1] & NUM[0];
NUM[4]_or_out = NUM[4];
NUM[4]_reg_input = NUM[4]_p1_out $ NUM[4]_or_out;
NUM[4] = DFFE(NUM[4]_reg_input, !CLK, , , );


--Q[2] is Q[2] at LC53
Q[2]_p1_out = !Q[4] & Q[1] & Q[0];
Q[2]_p2_out = Q[1] & Q[0] & Q[3];
Q[2]_p4_out = Q[1] & Q[0] & Q[2];
Q[2]_or_out = Q[2]_p1_out # Q[2]_p2_out # Q[2]_p4_out;
Q[2]_reg_input = Q[2]_or_out;
Q[2] = TFFE(Q[2]_reg_input, CLK, , , );


--A1L52Q is PULSE2~reg0 at LC62
A1L52Q_p1_out = Q[4] & !Q[3] & !Q[2] & Q[1] & Q[0];
A1L52Q_or_out = A1L52Q_p1_out;
A1L52Q_reg_input = A1L52Q_or_out;
A1L52Q = TFFE(A1L52Q_reg_input, CLK, , , );


--A1L42 is PULSE2~8 at LC14
A1L42_or_out = !A1L52Q;
A1L42 = A1L42_or_out;


--A1L83Q is SH~reg0 at LC16
A1L83Q_p1_out = !Q[2] & !Q[1] & !Q[4] & Q[3];
A1L83Q_or_out = A1L83Q_p1_out;
A1L83Q_reg_input = !(A1L83Q_or_out);
A1L83Q = DFFE(A1L83Q_reg_input, CLK, , , );


--NUM[5] is NUM[5] at LC54
NUM[5]_p1_out = NUM[10] & NUM[9] & NUM[6] & NUM[15] & NUM[13] & !NUM[11] & !NUM[8] & !NUM[7] & !NUM[14] & !NUM[12] & !NUM[4] & !NUM[3] & NUM[2] & NUM[1] & NUM[5] & NUM[0];
NUM[5]_p2_out = NUM[4] & NUM[3] & NUM[2] & NUM[1] & NUM[0];
NUM[5]_or_out = NUM[5]_p1_out # NUM[5]_p2_out;
NUM[5]_reg_input = NUM[5]_or_out;
NUM[5] = TFFE(NUM[5]_reg_input, !CLK, , , );


--A1L63Q is RS~reg0 at LC11
A1L63Q_p1_out = !Q[2] & !Q[4] & Q[3] & Q[1] & Q[0];
A1L63Q_p2_out = Q[2] & !Q[4] & Q[3] & !Q[1] & !Q[0];
A1L63Q_or_out = A1L63Q_p1_out # A1L63Q_p2_out;
A1L63Q_reg_input = !(A1L63Q_or_out);
A1L63Q = DFFE(A1L63Q_reg_input, CLK, , , );


--NUM[6] is NUM[6] at LC59
NUM[6]_p1_out = NUM[10] & NUM[9] & NUM[15] & NUM[13] & !NUM[11] & !NUM[8] & !NUM[7] & !NUM[14] & !NUM[12] & !NUM[4] & !NUM[3] & NUM[5] & NUM[2] & NUM[1] & NUM[6] & NUM[0];
NUM[6]_p2_out = NUM[4] & NUM[3] & NUM[5] & NUM[2] & NUM[1] & NUM[0];
NUM[6]_or_out = NUM[6]_p1_out # NUM[6]_p2_out;
NUM[6]_reg_input = NUM[6]_or_out;
NUM[6] = TFFE(NUM[6]_reg_input, !CLK, , , );


--NUM[7] is NUM[7] at LC21
NUM[7]_p1_out = NUM[6] & NUM[5] & NUM[4] & NUM[3] & NUM[2] & NUM[1] & NUM[0];
NUM[7]_or_out = NUM[7];
NUM[7]_reg_input = NUM[7]_p1_out $ NUM[7]_or_out;
NUM[7] = DFFE(NUM[7]_reg_input, !CLK, , , );


--NUM[8] is NUM[8] at LC25
NUM[8]_p1_out = NUM[6] & NUM[7] & NUM[5] & NUM[4] & NUM[3] & NUM[2] & NUM[1] & NUM[0];
NUM[8]_or_out = NUM[8]_p1_out;
NUM[8]_reg_input = NUM[8]_or_out;
NUM[8] = TFFE(NUM[8]_reg_input, !CLK, , , );


--NUM[9] is NUM[9] at LC60
NUM[9]_p1_out = NUM[10] & NUM[15] & NUM[13] & !NUM[11] & !NUM[14] & !NUM[12] & !NUM[8] & !NUM[7] & !NUM[4] & !NUM[3] & NUM[6] & NUM[5] & NUM[2] & NUM[1] & NUM[9] & NUM[0];
NUM[9]_p2_out = NUM[8] & NUM[7] & NUM[4] & NUM[3] & NUM[6] & NUM[5] & NUM[2] & NUM[1] & NUM[0];
NUM[9]_or_out = NUM[9]_p1_out # NUM[9]_p2_out;
NUM[9]_reg_input = NUM[9]_or_out;
NUM[9] = TFFE(NUM[9]_reg_input, !CLK, , , );


--NUM[11] is NUM[11] at LC26
NUM[11]_p1_out = NUM[10] & NUM[9] & NUM[8] & NUM[6] & NUM[7] & NUM[5] & NUM[4] & NUM[3] & NUM[2] & NUM[1] & NUM[0];
NUM[11]_or_out = NUM[11];
NUM[11]_reg_input = NUM[11]_p1_out $ NUM[11]_or_out;
NUM[11] = DFFE(NUM[11]_reg_input, !CLK, , , );


--NUM[12] is NUM[12] at LC22
NUM[12]_p1_out = NUM[11] & NUM[10] & NUM[9] & NUM[8] & NUM[6] & NUM[7] & NUM[5] & NUM[4] & NUM[3] & NUM[2] & NUM[1] & NUM[0];
NUM[12]_or_out = NUM[12];
NUM[12]_reg_input = NUM[12]_p1_out $ NUM[12]_or_out;
NUM[12] = DFFE(NUM[12]_reg_input, !CLK, , , );


--NUM[13] is NUM[13] at LC55
NUM[13]_p1_out = NUM[15] & !NUM[14] & NUM[10] & NUM[9] & NUM[6] & NUM[5] & !NUM[12] & !NUM[11] & !NUM[8] & !NUM[7] & !NUM[4] & !NUM[3] & NUM[2] & NUM[1] & NUM[13] & NUM[0];
NUM[13]_p2_out = NUM[10] & NUM[9] & NUM[6] & NUM[5] & NUM[12] & NUM[11] & NUM[8] & NUM[7] & NUM[4] & NUM[3] & NUM[2] & NUM[1] & NUM[0];
NUM[13]_or_out = NUM[13]_p1_out # NUM[13]_p2_out;
NUM[13]_reg_input = NUM[13]_or_out;
NUM[13] = TFFE(NUM[13]_reg_input, !CLK, , , );


--NUM[14] is NUM[14] at LC63
NUM[14]_p1_out = NUM[13] & NUM[12] & NUM[11] & NUM[10] & NUM[9] & NUM[8] & NUM[6] & NUM[7] & NUM[5] & NUM[4] & NUM[3] & NUM[2] & NUM[1] & NUM[0];
NUM[14]_or_out = NUM[14];
NUM[14]_reg_input = NUM[14]_p1_out $ NUM[14]_or_out;
NUM[14] = DFFE(NUM[14]_reg_input, !CLK, , , );


--NUM[15] is NUM[15] at LC64
NUM[15]_p1_out = NUM[10] & NUM[9] & NUM[6] & NUM[5] & NUM[13] & !NUM[14] & !NUM[3] & !NUM[12] & !NUM[11] & !NUM[8] & !NUM[7] & !NUM[4] & NUM[2] & NUM[1] & NUM[15] & NUM[0];
NUM[15]_p2_out = NUM[10] & NUM[9] & NUM[6] & NUM[5] & NUM[13] & NUM[14] & NUM[3] & NUM[12] & NUM[11] & NUM[8] & NUM[7] & NUM[4] & NUM[2] & NUM[1] & NUM[0];
NUM[15]_or_out = NUM[15]_p1_out # NUM[15]_p2_out;
NUM[15]_reg_input = NUM[15]_or_out;
NUM[15] = TFFE(NUM[15]_reg_input, !CLK, , , );


--NUM[10] is NUM[10] at LC61
NUM[10]_p1_out = NUM[15] & NUM[13] & !NUM[11] & !NUM[14] & !NUM[12] & NUM[9] & NUM[6] & NUM[5] & !NUM[8] & !NUM[7] & !NUM[4] & !NUM[3] & NUM[2] & NUM[1] & NUM[10] & NUM[0];
NUM[10]_p2_out = NUM[9] & NUM[6] & NUM[5] & NUM[8] & NUM[7] & NUM[4] & NUM[3] & NUM[2] & NUM[1] & NUM[0];
NUM[10]_or_out = NUM[10]_p1_out # NUM[10]_p2_out;
NUM[10]_reg_input = NUM[10]_or_out;
NUM[10] = TFFE(NUM[10]_reg_input, !CLK, , , );


--A1L43Q is ROG~reg0 at LC57
A1L43Q_p0_out = NUM[10] & NUM[9] & NUM[6] & NUM[5] & NUM[15] & NUM[13] & !NUM[3] & !NUM[11] & !NUM[8] & !NUM[7] & !NUM[4] & !NUM[14] & !NUM[12] & NUM[2] & NUM[1] & A1L43Q & NUM[0];
A1L43Q_p1_out = !NUM[10] & !NUM[9] & !NUM[6] & !NUM[5] & !NUM[15] & !NUM[13] & !NUM[3] & !NUM[11] & !NUM[8] & !NUM[7] & !NUM[4] & !NUM[14] & !NUM[12] & NUM[2];
A1L43Q_p2_out = !NUM[10] & !NUM[9] & !NUM[6] & !NUM[5] & !NUM[15] & !NUM[13] & !NUM[3] & !NUM[11] & !NUM[8] & !NUM[7] & !NUM[4] & !NUM[14] & !NUM[12] & NUM[1];
A1L43Q_p4_out = !NUM[10] & !NUM[9] & !NUM[6] & !NUM[5] & !NUM[15] & !NUM[13] & NUM[3] & !NUM[11] & !NUM[8] & !NUM[7] & !NUM[4] & !NUM[14] & !NUM[12] & !NUM[2];
A1L43Q_or_out = A1L33 # A1L43Q_p0_out # A1L43Q_p1_out # A1L43Q_p2_out # A1L43Q_p4_out;
A1L43Q_reg_input = A1L43Q_or_out;
A1L43Q = DFFE(A1L43Q_reg_input, !CLK, , , );


--C1_dffs[0] is lpm_counter:NUMLED_rtl_0|dffs[0] at LC29
C1_dffs[0]_reg_input = VCC;
C1_dffs[0] = TFFE(C1_dffs[0]_reg_input, A1L43Q, , , );


--C1_dffs[1] is lpm_counter:NUMLED_rtl_0|dffs[1] at LC28
C1_dffs[1]_or_out = C1_dffs[0];
C1_dffs[1]_reg_input = C1_dffs[1]_or_out;
C1_dffs[1] = TFFE(C1_dffs[1]_reg_input, A1L43Q, , , );


--C1_dffs[2] is lpm_counter:NUMLED_rtl_0|dffs[2] at LC27
C1_dffs[2]_p1_out = C1_dffs[1] & C1_dffs[0];
C1_dffs[2]_or_out = C1_dffs[2]_p1_out;
C1_dffs[2]_reg_input = C1_dffs[2]_or_out;
C1_dffs[2] = TFFE(C1_dffs[2]_reg_input, A1L43Q, , , );


--C1_dffs[3] is lpm_counter:NUMLED_rtl_0|dffs[3] at LC20
C1_dffs[3]_p1_out = C1_dffs[2] & C1_dffs[1] & C1_dffs[0];
C1_dffs[3]_or_out = C1_dffs[3]_p1_out;
C1_dffs[3]_reg_input = C1_dffs[3]_or_out;
C1_dffs[3] = TFFE(C1_dffs[3]_reg_input, A1L43Q, , , );


--C1_dffs[4] is lpm_counter:NUMLED_rtl_0|dffs[4] at LC17
C1_dffs[4]_p1_out = C1_dffs[3] & C1_dffs[2] & C1_dffs[1] & C1_dffs[0];
C1_dffs[4]_or_out = C1_dffs[4]_p1_out;
C1_dffs[4]_reg_input = C1_dffs[4]_or_out;
C1_dffs[4] = TFFE(C1_dffs[4]_reg_input, A1L43Q, , , );


--C1_dffs[5] is lpm_counter:NUMLED_rtl_0|dffs[5] at LC23
C1_dffs[5]_p1_out = C1_dffs[4] & C1_dffs[3] & C1_dffs[2] & C1_dffs[1] & C1_dffs[0];
C1_dffs[5]_or_out = C1_dffs[5]_p1_out;
C1_dffs[5]_reg_input = C1_dffs[5]_or_out;
C1_dffs[5] = TFFE(C1_dffs[5]_reg_input, A1L43Q, , , );


--C1_dffs[6] is lpm_counter:NUMLED_rtl_0|dffs[6] at LC43
C1_dffs[6]_p1_out = C1_dffs[5] & C1_dffs[4] & C1_dffs[3] & C1_dffs[2] & C1_dffs[1] & C1_dffs[0];
C1_dffs[6]_or_out = C1_dffs[6]_p1_out;
C1_dffs[6]_reg_input = C1_dffs[6]_or_out;
C1_dffs[6] = TFFE(C1_dffs[6]_reg_input, A1L43Q, , , );


--C1_dffs[7] is lpm_counter:NUMLED_rtl_0|dffs[7] at LC38
C1_dffs[7]_p1_out = C1_dffs[6] & C1_dffs[5] & C1_dffs[4] & C1_dffs[3] & C1_dffs[2] & C1_dffs[1] & C1_dffs[0];
C1_dffs[7]_or_out = C1_dffs[7]_p1_out;
C1_dffs[7]_reg_input = C1_dffs[7]_or_out;
C1_dffs[7] = TFFE(C1_dffs[7]_reg_input, A1L43Q, , , );


--C1_dffs[8] is lpm_counter:NUMLED_rtl_0|dffs[8] at LC36
C1_dffs[8]_p1_out = C1_dffs[7] & C1_dffs[6] & C1_dffs[5] & C1_dffs[4] & C1_dffs[3] & C1_dffs[2] & C1_dffs[1] & C1_dffs[0];
C1_dffs[8]_or_out = C1_dffs[8]_p1_out;
C1_dffs[8]_reg_input = C1_dffs[8]_or_out;
C1_dffs[8] = TFFE(C1_dffs[8]_reg_input, A1L43Q, , , );


--A1L3Q is LED~reg0 at LC46
A1L3Q_or_out = !C1_dffs[8];
A1L3Q_reg_input = A1L3Q_or_out;
A1L3Q = DFFE(A1L3Q_reg_input, A1L43Q, , , );


--A1L12 is NUM~568 at LC49
A1L12_p1_out = NUM[10] & NUM[9] & NUM[6] & NUM[5] & NUM[15] & NUM[13] & !NUM[11] & !NUM[8] & !NUM[7] & !NUM[4] & !NUM[14] & !NUM[12] & NUM[2] & NUM[1] & NUM[0];
A1L12 = A1L12_p1_out;


--A1L33 is ROG~13 at LC56
A1L33_p1_out = !NUM[10] & !NUM[9] & !NUM[6] & !NUM[5] & !NUM[15] & !NUM[13] & NUM[3] & !NUM[11] & !NUM[8] & !NUM[7] & !NUM[4] & !NUM[14] & !NUM[12] & !NUM[1];
A1L33 = A1L33_p1_out;


--CLK is CLK at PIN_37
--operation mode is input

CLK = INPUT();


--PULSE2 is PULSE2 at PIN_40
--operation mode is output

PULSE2 = OUTPUT(A1L52Q);


--PULSE is PULSE at PIN_5
--operation mode is output

PULSE = OUTPUT(A1L42);


--SH is SH at PIN_4
--operation mode is output

SH = OUTPUT(A1L83Q);


--RS is RS at PIN_6
--operation mode is output

RS = OUTPUT(A1L63Q);


--ROG is ROG at PIN_39
--operation mode is output

ROG = OUTPUT(A1L43Q);


--LED is LED at PIN_31
--operation mode is output

LED = OUTPUT(A1L3Q);