lcdfinal.map.rpt

用状态机实现密码锁State machine used to achieve code lock

Info (10041): Inferred latch for "LEDR[11]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDR[12]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDR[13]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDR[14]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDR[15]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDR[16]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDR[17]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LUT_DATA[0]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LUT_DATA[1]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LUT_DATA[2]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LUT_DATA[3]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LUT_DATA[4]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LUT_DATA[5]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LUT_DATA[6]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LUT_DATA[7]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LUT_DATA[8]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDG[0]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDG[1]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDG[2]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDG[3]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDG[4]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDG[5]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDG[6]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDG[7]" at LCD_TEST_initial.v(103)
Info (10041): Inferred latch for "LEDG[8]" at LCD_TEST_initial.v(103)
Info: Elaborating entity "LCD_Controller" for hierarchy "LCD_TEST_initial:u0|LCD_Controller:u0"
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(70): truncated value with size 32 to match size of target (5)
Warning (12020): Port "led_ctrl" on the entity instantiation of "u0" is connected to a signal of width 18. The formal width of the signal in the module is 5.  Extra bits will be ignored.
Warning (12010): Port "password" on the entity instantiation of "u0" is connected to a signal of width 1. The formal width of the signal in the module is 16.  Extra bits will be driven by GND.
Warning (12010): Port "try_count" on the entity instantiation of "u0" is connected to a signal of width 1. The formal width of the signal in the module is 2.  Extra bits will be driven by GND.
Warning (12030): Port "main_state" on the entity instantiation of "p0" is connected to a signal of width 1. The formal width of the signal in the module is 3.  Extra bits will be left dangling without any fanout logic.
Warning (12030): Port "password" on the entity instantiation of "p0" is connected to a signal of width 1. The formal width of the signal in the module is 16.  Extra bits will be left dangling without any fanout logic.
Warning (12030): Port "try_count" on the entity instantiation of "p0" is connected to a signal of width 1. The formal width of the signal in the module is 2.  Extra bits will be left dangling without any fanout logic.
Warning (14130): Reduced register "LCD_XX[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "LCD_XX[1]" with stuck data_in port to stuck value GND
Info: State machine "|lcdfinal|LCD_TEST_initial:u0|mLCD_ST" contains 4 states
Info: State machine "|lcdfinal|LCD_TEST_initial:u0|LCD_Controller:u0|ST" contains 4 states
Info: State machine "|lcdfinal|passed_lock:p0|sub_state" contains 5 states
Info: Selected Auto state machine encoding method for state machine "|lcdfinal|LCD_TEST_initial:u0|mLCD_ST"
Info: Encoding result for state machine "|lcdfinal|LCD_TEST_initial:u0|mLCD_ST"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "LCD_TEST_initial:u0|mLCD_ST.000011"
        Info: Encoded state bit "LCD_TEST_initial:u0|mLCD_ST.000010"
        Info: Encoded state bit "LCD_TEST_initial:u0|mLCD_ST.000001"
        Info: Encoded state bit "LCD_TEST_initial:u0|mLCD_ST.000000"
    Info: State "|lcdfinal|LCD_TEST_initial:u0|mLCD_ST.000000" uses code string "0000"
    Info: State "|lcdfinal|LCD_TEST_initial:u0|mLCD_ST.000001" uses code string "0011"
    Info: State "|lcdfinal|LCD_TEST_initial:u0|mLCD_ST.000010" uses code string "0101"
    Info: State "|lcdfinal|LCD_TEST_initial:u0|mLCD_ST.000011" uses code string "1001"
Info: Selected Auto state machine encoding method for state machine "|lcdfinal|LCD_TEST_initial:u0|LCD_Controller:u0|ST"
Info: Encoding result for state machine "|lcdfinal|LCD_TEST_initial:u0|LCD_Controller:u0|ST"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "LCD_TEST_initial:u0|LCD_Controller:u0|ST.11"
        Info: Encoded state bit "LCD_TEST_initial:u0|LCD_Controller:u0|ST.10"
        Info: Encoded state bit "LCD_TEST_initial:u0|LCD_Controller:u0|ST.01"
        Info: Encoded state bit "LCD_TEST_initial:u0|LCD_Controller:u0|ST.00"
    Info: State "|lcdfinal|LCD_TEST_initial:u0|LCD_Controller:u0|ST.00" uses code string "0000"
    Info: State "|lcdfinal|LCD_TEST_initial:u0|LCD_Controller:u0|ST.01" uses code string "0011"
    Info: State "|lcdfinal|LCD_TEST_initial:u0|LCD_Controller:u0|ST.10" uses code string "0101"
    Info: State "|lcdfinal|LCD_TEST_initial:u0|LCD_Controller:u0|ST.11" uses code string "1001"
Info: Selected Auto state machine encoding method for state machine "|lcdfinal|passed_lock:p0|sub_state"
Info: Encoding result for state machine "|lcdfinal|passed_lock:p0|sub_state"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "passed_lock:p0|sub_state.fourth"
        Info: Encoded state bit "passed_lock:p0|sub_state.third"
        Info: Encoded state bit "passed_lock:p0|sub_state.second"
        Info: Encoded state bit "passed_lock:p0|sub_state.first"
        Info: Encoded state bit "passed_lock:p0|sub_state.finish"
    Info: State "|lcdfinal|passed_lock:p0|sub_state.first" uses code string "00000"
    Info: State "|lcdfinal|passed_lock:p0|sub_state.second" uses code string "00110"
    Info: State "|lcdfinal|passed_lock:p0|sub_state.third" uses code string "01010"
    Info: State "|lcdfinal|passed_lock:p0|sub_state.fourth" uses code string "10010"
    Info: State "|lcdfinal|passed_lock:p0|sub_state.finish" uses code string "00011"
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
Warning: Latch LCD_TEST_initial:u0|LUT_DATA[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD_XX[4]
Warning: Latch LCD_TEST_initial:u0|LUT_DATA[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD_XX[0]
Warning: Latch LCD_TEST_initial:u0|LUT_DATA[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD_XX[0]
Warning: Latch LCD_TEST_initial:u0|LUT_DATA[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD_XX[0]
Warning: Latch LCD_TEST_initial:u0|LUT_DATA[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD_XX[0]
Warning: Latch LCD_TEST_initial:u0|LUT_DATA[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD_XX[0]
Warning: Latch LCD_TEST_initial:u0|LUT_DATA[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD_XX[0]
Warning: Latch passed_lock:p0|next_sub_state.fourth_585 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal passed_lock:p0|always9~0
Warning: Latch passed_lock:p0|next_sub_state.first_633 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal passed_lock:p0|always9~0
Warning: Latch passed_lock:p0|next_sub_state.second_617 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal passed_lock:p0|always9~0
Warning: Latch passed_lock:p0|next_sub_state.third_601 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal passed_lock:p0|always9~0
Warning: Latch passed_lock:p0|next_sub_state.finish_569 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal passed_lock:p0|always9~0
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "LCD_DATA[0]~8"
    Warning: Node "LCD_DATA[1]~9"
    Warning: Node "LCD_DATA[2]~10"
    Warning: Node "LCD_DATA[3]~11"
    Warning: Node "LCD_DATA[4]~12"
    Warning: Node "LCD_DATA[5]~13"
    Warning: Node "LCD_DATA[6]~14"
    Warning: Node "LCD_DATA[7]~15"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below.
    Info: Register "LCD_TEST_initial:u0|mLCD_ST~130" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST_initial:u0|mLCD_ST~131" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST_initial:u0|mLCD_ST~132" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST_initial:u0|mLCD_ST~133" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST_initial:u0|mLCD_ST~134" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST_initial:u0|mLCD_ST~135" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST_initial:u0|LCD_Controller:u0|ST~93" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST_initial:u0|LCD_Controller:u0|ST~94" lost all its fanouts during netlist optimizations.
    Info: Register "passed_lock:p0|sub_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "passed_lock:p0|sub_state~15" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file F:/jeffie/final/STATE2/lcdfinal.map.smsg
Info: Implemented 502 device resources after synthesis - the final resource count might be different
    Info: Implemented 19 input pins
    Info: Implemented 66 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 409 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Tue Mar 31 16:06:53 2009
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/jeffie/final/STATE2/lcdfinal.map.smsg.