dead.v

FPGA下PWM的Verilog 源码

module dead(clk,in1,out1);
   input clk;
   input in1;
   output out1;
   reg out1;
endmodule