rom.map.eqn

基于ROM的正弦波发生器的设计:使用MATLAB得到这64个波形数据

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--D1_outdata[0] is lock:u2|outdata[0]
D1_outdata[0] = DFFEAS(C1L3, clk,  ,  ,  ,  ,  ,  ,  );


--D1_outdata[1] is lock:u2|outdata[1]
D1_outdata[1] = DFFEAS(C1L8, clk,  ,  ,  ,  ,  ,  ,  );


--D1_outdata[2] is lock:u2|outdata[2]
D1_outdata[2] = DFFEAS(C1L31, clk,  ,  ,  ,  ,  ,  ,  );


--D1_outdata[3] is lock:u2|outdata[3]
D1_outdata[3] = DFFEAS(C1L81, clk,  ,  ,  ,  ,  ,  ,  );


--D1_outdata[4] is lock:u2|outdata[4]
D1_outdata[4] = DFFEAS(C1L12, clk,  ,  ,  ,  ,  ,  ,  );


--D1_outdata[5] is lock:u2|outdata[5]
D1_outdata[5] = DFFEAS(C1L42, clk,  ,  ,  ,  ,  ,  ,  );


--D1_outdata[6] is lock:u2|outdata[6]
D1_outdata[6] = DFFEAS(C1L72, clk,  ,  ,  ,  ,  ,  ,  );


--D1_outdata[7] is lock:u2|outdata[7]
D1_outdata[7] = DFFEAS(C1L92, clk,  ,  ,  ,  ,  ,  ,  );


--B1_m[0] is counter:u0|m[0]
B1_m[0] = DFFEAS(B1L1, clk,  ,  ,  ,  ,  ,  ,  );


--B1_m[5] is counter:u0|m[5]
B1_m[5] = DFFEAS(B1L11, clk,  ,  ,  ,  ,  ,  ,  );


--B1_m[1] is counter:u0|m[1]
B1_m[1] = DFFEAS(B1L3, clk,  ,  ,  ,  ,  ,  ,  );


--B1_m[2] is counter:u0|m[2]
B1_m[2] = DFFEAS(B1L5, clk,  ,  ,  ,  ,  ,  ,  );


--B1_m[3] is counter:u0|m[3]
B1_m[3] = DFFEAS(B1L7, clk,  ,  ,  ,  ,  ,  ,  );


--B1_m[4] is counter:u0|m[4]
B1_m[4] = DFFEAS(B1L9, clk,  ,  ,  ,  ,  ,  ,  );


--C1L1 is rom_1:u1|data[0]~1397
C1L1 = B1_m[2] & (B1_m[4] & !B1_m[1] # !B1_m[4] & (B1_m[3])) # !B1_m[2] & !B1_m[3] & (B1_m[1] # B1_m[4]);


--C1L2 is rom_1:u1|data[0]~1398
C1L2 = B1_m[2] & (B1_m[1] # !B1_m[4] # !B1_m[3]) # !B1_m[2] & (B1_m[3] # B1_m[4]);


--C1L3 is rom_1:u1|data[0]~1399
C1L3 = C1L1 & (B1_m[0] $ B1_m[5] $ C1L2) # !C1L1 & B1_m[5] & (B1_m[0] # C1L2);


--C1L4 is rom_1:u1|data[1]~1400
C1L4 = B1_m[0] & (B1_m[3] # !B1_m[1] & B1_m[2]) # !B1_m[0] & (B1_m[2] $ (B1_m[1] & !B1_m[3]));


--C1L5 is rom_1:u1|data[1]~1401
C1L5 = B1_m[0] & (B1_m[1] & !B1_m[2] # !B1_m[3]) # !B1_m[0] & (B1_m[2] $ (B1_m[1] & !B1_m[3]));


--C1L6 is rom_1:u1|data[1]~1402
C1L6 = B1_m[4] & (B1_m[5] $ !C1L4) # !B1_m[4] & B1_m[5] & (C1L5);


--C1L7 is rom_1:u1|data[1]~1403
C1L7 = B1_m[0] & B1_m[3] & (B1_m[2] # !B1_m[1]) # !B1_m[0] & (B1_m[2] & B1_m[1] & !B1_m[3] # !B1_m[2] & (B1_m[3]));


--C1L8 is rom_1:u1|data[1]~1404
C1L8 = C1L6 # C1L7 & !B1_m[5] & !B1_m[4];


--C1L9 is rom_1:u1|data[2]~1405
C1L9 = B1_m[0] & (B1_m[3] $ (B1_m[1] # B1_m[2])) # !B1_m[0] & (B1_m[1] & B1_m[2] # !B1_m[1] & (B1_m[3]));


--C1L01 is rom_1:u1|data[2]~1406
C1L01 = B1_m[0] & (B1_m[3] $ (B1_m[1] & B1_m[2])) # !B1_m[0] & (B1_m[2] $ (B1_m[1] # B1_m[3]));


--C1L11 is rom_1:u1|data[2]~1407
C1L11 = B1_m[4] & (B1_m[5] $ !C1L9) # !B1_m[4] & B1_m[5] & (C1L01);


--C1L21 is rom_1:u1|data[2]~1408
C1L21 = B1_m[0] & (B1_m[3] $ (!B1_m[2] # !B1_m[1])) # !B1_m[0] & B1_m[2] & (B1_m[1] # B1_m[3]);


--C1L31 is rom_1:u1|data[2]~1409
C1L31 = C1L11 # C1L21 & !B1_m[5] & !B1_m[4];


--C1L41 is rom_1:u1|data[3]~1410
C1L41 = B1_m[2] & (B1_m[0] & !B1_m[3] # !B1_m[1]) # !B1_m[2] & B1_m[3] & (B1_m[0] $ B1_m[1]);


--C1L51 is rom_1:u1|data[3]~1411
C1L51 = B1_m[0] & (B1_m[3] & (!B1_m[2]) # !B1_m[3] & B1_m[1]) # !B1_m[0] & B1_m[2] & (!B1_m[3] # !B1_m[1]);


--C1L61 is rom_1:u1|data[3]~1412
C1L61 = B1_m[4] & (B1_m[5] $ !C1L41) # !B1_m[4] & B1_m[5] & (C1L51);


--C1L71 is rom_1:u1|data[3]~1413
C1L71 = B1_m[1] & (B1_m[2] & (B1_m[3]) # !B1_m[2] & !B1_m[0]) # !B1_m[1] & (B1_m[0] $ (!B1_m[2] & B1_m[3]));


--C1L81 is rom_1:u1|data[3]~1414
C1L81 = C1L61 # C1L71 & !B1_m[5] & !B1_m[4];


--C1L91 is rom_1:u1|data[4]~1415
C1L91 = B1_m[3] & (!B1_m[4] # !B1_m[0]) # !B1_m[3] & (B1_m[4] & (!B1_m[1]) # !B1_m[4] & B1_m[0]);


--C1L02 is rom_1:u1|data[4]~1416
C1L02 = B1_m[0] & (B1_m[4] # B1_m[1] & B1_m[3]) # !B1_m[0] & (B1_m[1] & !B1_m[3] # !B1_m[1] & (B1_m[3] # B1_m[4]));


--C1L12 is rom_1:u1|data[4]~1417
C1L12 = B1_m[2] & (B1_m[5] $ (C1L91 # !C1L02)) # !B1_m[2] & (B1_m[5] & C1L91 & !C1L02 # !B1_m[5] & (C1L02));


--C1L22 is rom_1:u1|data[5]~1418
C1L22 = B1_m[1] & (B1_m[3] $ !B1_m[4]) # !B1_m[1] & !B1_m[2] & B1_m[3];


--C1L32 is rom_1:u1|data[5]~1419
C1L32 = B1_m[2] # B1_m[4] $ (B1_m[1] & B1_m[3]);


--C1L42 is rom_1:u1|data[5]~1420
C1L42 = B1_m[0] & (B1_m[5] $ C1L22 $ C1L32) # !B1_m[0] & (B1_m[5] & C1L22 # !B1_m[5] & !C1L22 & C1L32);


--C1L52 is rom_1:u1|data[6]~1421
C1L52 = B1_m[3] & B1_m[4] & (B1_m[1] # B1_m[2]) # !B1_m[3] & !B1_m[4] & (B1_m[1] $ B1_m[2]);


--C1L62 is rom_1:u1|data[6]~1422
C1L62 = B1_m[3] & (!B1_m[4] # !B1_m[2]) # !B1_m[3] & (B1_m[4] # B1_m[1] & B1_m[2]);


--C1L72 is rom_1:u1|data[6]~1423
C1L72 = C1L62 & (B1_m[5] $ (!C1L52 # !B1_m[0])) # !C1L62 & B1_m[5] & (B1_m[0] # C1L52);


--C1L82 is rom_1:u1|data[7]~1424
C1L82 = !B1_m[0] & !B1_m[1] & !B1_m[2] & !B1_m[3];


--C1L92 is rom_1:u1|data[7]~1425
C1L92 = C1L82 & !B1_m[4] # !B1_m[5];


--B1L1 is counter:u0|add~481
B1L1 = B1_m[0] $ VCC;

--B1L2 is counter:u0|add~482
B1L2 = CARRY(B1_m[0]);


--B1L3 is counter:u0|add~483
B1L3 = B1_m[1] & !B1L2 # !B1_m[1] & (B1L2 # GND);

--B1L4 is counter:u0|add~484
B1L4 = CARRY(!B1L2 # !B1_m[1]);


--B1L5 is counter:u0|add~485
B1L5 = B1_m[2] & (B1L4 $ GND) # !B1_m[2] & !B1L4 & VCC;

--B1L6 is counter:u0|add~486
B1L6 = CARRY(B1_m[2] & !B1L4);


--B1L7 is counter:u0|add~487
B1L7 = B1_m[3] & !B1L6 # !B1_m[3] & (B1L6 # GND);

--B1L8 is counter:u0|add~488
B1L8 = CARRY(!B1L6 # !B1_m[3]);


--B1L9 is counter:u0|add~489
B1L9 = B1_m[4] & (B1L8 $ GND) # !B1_m[4] & !B1L8 & VCC;

--B1L01 is counter:u0|add~490
B1L01 = CARRY(B1_m[4] & !B1L8);


--B1L11 is counter:u0|add~491
B1L11 = B1_m[5] $ B1L01;


--clk is clk
--operation mode is input

clk = INPUT();


--wave[0] is wave[0]
--operation mode is output

wave[0] = OUTPUT(D1_outdata[0]);


--wave[1] is wave[1]
--operation mode is output

wave[1] = OUTPUT(D1_outdata[1]);


--wave[2] is wave[2]
--operation mode is output

wave[2] = OUTPUT(D1_outdata[2]);


--wave[3] is wave[3]
--operation mode is output

wave[3] = OUTPUT(D1_outdata[3]);


--wave[4] is wave[4]
--operation mode is output

wave[4] = OUTPUT(D1_outdata[4]);


--wave[5] is wave[5]
--operation mode is output

wave[5] = OUTPUT(D1_outdata[5]);


--wave[6] is wave[6]
--operation mode is output

wave[6] = OUTPUT(D1_outdata[6]);


--wave[7] is wave[7]
--operation mode is output

wave[7] = OUTPUT(D1_outdata[7]);