📄 prev_cmp_subcontroller.map.qmsg
字号:
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 13:05:19 2008 " "Info: Processing started: Tue Jun 24 13:05:19 2008" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off subcontroller -c subcontroller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off subcontroller -c subcontroller" { } { } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcontroller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file subcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subcontroller-behave " "Info: Found design unit 1: subcontroller-behave" { } { { "subcontroller.vhd" "" { Text "D:/program files/altera/Program/LOB/maincontroller/subcontroller/subcontroller.vhd" 22 -1 0 } } } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 subcontroller " "Info: Found entity 1: subcontroller" { } { { "subcontroller.vhd" "" { Text "D:/program files/altera/Program/LOB/maincontroller/subcontroller/subcontroller.vhd" 8 -1 0 } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} } { } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "subcontroller " "Info: Elaborating entity \"subcontroller\" for the top level hierarchy" { } { } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "disp1\[1\] GND " "Warning (13410): Pin \"disp1\[1\]\" stuck at GND" { } { { "subcontroller.vhd" "" { Text "D:/program files/altera/Program/LOB/maincontroller/subcontroller/subcontroller.vhd" 19 -1 0 } } } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp1\[2\] GND " "Warning (13410): Pin \"disp1\[2\]\" stuck at GND" { } { { "subcontroller.vhd" "" { Text "D:/program files/altera/Program/LOB/maincontroller/subcontroller/subcontroller.vhd" 19 -1 0 } } } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp1\[3\] GND " "Warning (13410): Pin \"disp1\[3\]\" stuck at GND" { } { { "subcontroller.vhd" "" { Text "D:/program files/altera/Program/LOB/maincontroller/subcontroller/subcontroller.vhd" 19 -1 0 } } } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} } { } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Info: Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" { } { } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" { } { } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Info: Implemented 51 logic cells" { } { } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} } { } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Allocated 161 megabytes of memory during processing" { } { } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 13:05:21 2008 " "Info: Processing ended: Tue Jun 24 13:05:21 2008" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -