pll50_waveforms.html
来自「此示例是8051核加频率计的联合设计,带有8051IP核资料」· HTML 代码 · 共 14 行
HTML
14 行
<html>
<head>
<title>Sample Waveforms for pll50.vhd </title>
</head>
<body>
<h2><CENTER>Sample behavioral waveforms for design file pll50.vhd </CENTER></h2>
<P>The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design pll50.vhd. The design pll50.vhd has Cyclone II FAST pll configured in NORMAL mode The primary clock input to the PLL is INCLK0, with clock period 50000 ps. CLK0 multiply by = 2, CLK0 divide by = 1, CLK0 phase_shift = 0 CLK1 multiply by = 2, CLK1 divide by = 1, CLK1 phase_shift = 0 </P>
<CENTER><img src=pll50_wave0.jpg> </CENTER>
<P><CENTER><FONT size=2>Fig. 1 : Wave showing NORMAL mode operation. </CENTER></P>
<P><FONT size=3></P>
<P></P>
</body>
</html>
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?