⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 run.do

📁 开源软核处理器OpenRisc的SOPC设计
💻 DO
字号:
vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_sb_fifo.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_spram_64x22.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_tt.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_du.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_wbmux.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_dc_fsm.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_lsu.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_dmmu_top.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_dpram_32x32.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_amultp2_32x32.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_mem2reg.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_ic_tag.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_xcv_ram32x8d.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_spram_64x14.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_operandmuxes.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_dmmu_tlb.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_dc_ram.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_cpu.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_freeze.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_mult_mac.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_top.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/timescale.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_spram_512x20.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_tpram_32x32.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_ctrl.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_spram_1024x32.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_wb_biu.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_sprs.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_spram_1024x8.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_cfgr.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_pic.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_spram_2048x32.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_rf.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_dc_top.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_ic_fsm.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_spram_64x24.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_spram_256x21.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_rfram_generic.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_pm.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_reg2mem.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_spram_2048x8.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_dc_tag.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_alu.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_ic_ram.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_gmultp2_32x32.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_genpc.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_except.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_immu_top.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_sb.v}vlog -reportprogress 300 -work work {../../../bench/verilog/or1200_top_bench.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_immu_tlb.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_defines.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_ic_top.v}vlog -reportprogress 300 -work work {../../../rtl/verilog/or1200_if.v}vsim work.or1200_top_benchdo ./wave.dorun -all 

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -