ad_test.tan.summary

多功能卡的源代码

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 12.142 ns
From           : LA[4]
To             : ad7864_fifo:inst7|ad7864_controller:inst4|fifo_data_buf[0]
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 15.684 ns
From           : ad7864_fifo:inst7|_7864fifo:inst3|scfifo:scfifo_component|scfifo_p561:auto_generated|a_dpfifo_6531:dpfifo|dpram_cg01:FIFOram|altsyncram_onj1:altsyncram1|ram_block2a6~portb_address_reg8
To             : LD[5]
From Clock     : CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 19.926 ns
From           : LA[4]
To             : LD[7]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.391 ns
From           : _232_sdin
To             : _232_to_fifo:inst5|lt_uart_r5:inst6|in_count[0]
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : 1.489 ns
Required Time  : 66.00 MHz ( period = 15.151 ns )
Actual Time    : N/A
From           : dma:inst6|currentstate.s5
To             : core1:inst23|read_bkfifo_counter[1]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : 6.687 ns
Required Time  : 33.00 MHz ( period = 30.303 ns )
Actual Time    : 59.07 MHz ( period = 16.928 ns )
From           : _232_to_fifo:inst5|inst4
To             : _232_to_fifo:inst5|inst3
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : 28.701 ns
Required Time  : 33.00 MHz ( period = 30.303 ns )
Actual Time    : Restricted to 320.10 MHz ( period = 3.124 ns )
From           : dma:inst6|currentstate.s6
To             : dma:inst6|currentstate.s1
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Hold: 'CLK'
Slack          : 0.578 ns
Required Time  : 33.00 MHz ( period = 30.303 ns )
Actual Time    : N/A
From           : _232_to_fifo:inst5|lt_uart_r5:inst6|d[7]
To             : _232_to_fifo:inst5|lt_uart_r5:inst6|data_out[0]
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : 0.727 ns
Required Time  : 66.00 MHz ( period = 15.151 ns )
Actual Time    : N/A
From           : _422_to_fifo3:inst21|_422_fifo:inst3|scfifo:scfifo_component|scfifo_rl61:auto_generated|a_dpfifo_8l31:dpfifo|low_addressa[8]
To             : _422_to_fifo3:inst21|_422_fifo:inst3|scfifo:scfifo_component|scfifo_rl61:auto_generated|a_dpfifo_8l31:dpfifo|low_addressa[8]
From Clock     : altpll0:inst|altpll:altpll_component|_clk0
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : 0.933 ns
Required Time  : 33.00 MHz ( period = 30.303 ns )
Actual Time    : N/A
From           : dma:inst6|currentstate.s5
To             : dma:inst6|currentstate.s5
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------