📄 mux6.rpt
字号:
Project Information d:\zzr\eda\shizhong\mux6.rpt
MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 04/06/2009 20:21:00
Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
MUX6
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
mux6 EP1K10TC100-1 26 7 0 0 0 % 31 5 %
User Pins: 26 7 0
Project Information d:\zzr\eda\shizhong\mux6.rpt
** PROJECT TIMING MESSAGES **
Warning: Timing characteristics of device EP1K10TC100-1 are preliminary
Project Information d:\zzr\eda\shizhong\mux6.rpt
** FILE HIERARCHY **
|lpm_add_sub:122|
|lpm_add_sub:122|addcore:adder|
|lpm_add_sub:122|altshift:result_ext_latency_ffs|
|lpm_add_sub:122|altshift:carry_ext_latency_ffs|
|lpm_add_sub:122|altshift:oflow_ext_latency_ffs|
Device-Specific Information: d:\zzr\eda\shizhong\mux6.rpt
mux6
***** Logic for device 'mux6' compiled without errors.
Device: EP1K10TC100-1
ACEX 1K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
MultiVolt I/O = OFF
Enable Lock Output = OFF
R R R R R R R
E E E E E E c E
S S S S S S V c c c c c n c c c c c S c ^
E E E E E E C n n n n n t n V n n n n E n D
# R R R R R R C t t t t t o t C t t t t R t A
T V V V V G V V I h m h G s s u s C m h h h V m T
C E E E E N E E N l l h N l h t h I h l l h E h A
K D D D D D D D T 0 0 0 D 0 0 3 3 O 2 1 3 2 D 1 0
----------------------------------------------------_
/ 100 98 96 94 92 90 88 86 84 82 80 78 76 |_
/ 99 97 95 93 91 89 87 85 83 81 79 77 |
^CONF_DONE | 1 75 | ^DCLK
^nCEO | 2 74 | ^nCE
#TDO | 3 73 | #TDI
VCCIO | 4 72 | VCCINT
cntml1 | 5 71 | set0
cntsl1 | 6 70 | set2
cntml2 | 7 69 | cntsl3
cntmh3 | 8 68 | set1
cnthl2 | 9 67 | VCCIO
cntsh2 | 10 66 | GND
GND | 11 65 | cntout2
VCCINT | 12 64 | RESERVED
RESERVED | 13 EP1K10TC100-1 63 | RESERVED
RESERVED | 14 62 | RESERVED
RESERVED | 15 61 | RESERVED
RESERVED | 16 60 | VCCINT
VCCIO | 17 59 | GND
GND | 18 58 | RESERVED
RESERVED | 19 57 | RESERVED
RESERVED | 20 56 | RESERVED
RESERVED | 21 55 | RESERVED
RESERVED | 22 54 | ^MSEL0
RESERVED | 23 53 | ^MSEL1
#TMS | 24 52 | VCCINT
^nSTATUS | 25 51 | ^nCONFIG
| 27 29 31 33 35 37 39 41 43 45 47 49 _|
\ 26 28 30 32 34 36 38 40 42 44 46 48 50 |
\-----------------------------------------------------
R R R R R R R R R V G V r c c G G c V c c c c c c
E E E E E E E E E C N C e p n N N n C n n n n n n
S S S S S S S S S C D C s 1 t D D t C t t t t t t
E E E E E E E E E I _ e m _ h I s m s h o o
R R R R R R R R R N C t h C h O l l h h u u
V V V V V V V V V T K 0 K 3 2 3 1 1 t t
E E E E E E E E E L L 1 0
D D D D D D D D D K K
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant.
Device-Specific Information: d:\zzr\eda\shizhong\mux6.rpt
mux6
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A2 8/ 8(100%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 17/22( 77%)
A5 8/ 8(100%) 0/ 8( 0%) 6/ 8( 75%) 1/2 1/2 4/22( 18%)
A6 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 11/22( 50%)
A7 7/ 8( 87%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 12/22( 54%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 6/6 (100%)
Total I/O pins used: 27/60 ( 45%)
Total logic cells used: 31/576 ( 5%)
Total embedded cells used: 0/48 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 3.38/4 ( 84%)
Total fan-in: 105/2304 ( 4%)
Total input pins required: 26
Total input I/O cell registers required: 0
Total output pins required: 7
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 31
Total flipflops required: 3
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 0/ 576 ( 0%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 0 8 0 0 8 8 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31/0
B: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
C: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
Total: 0 8 0 0 8 8 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31/0
Device-Specific Information: d:\zzr\eda\shizhong\mux6.rpt
mux6
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
89 - - - -- INPUT ^ 0 0 0 1 cnthh0
48 - - - 07 INPUT ^ 0 0 0 1 cnthh1
79 - - - 02 INPUT ^ 0 0 0 1 cnthh2
43 - - - 12 INPUT ^ 0 0 0 1 cnthh3
91 - - - -- INPUT ^ 0 0 0 1 cnthl0
81 - - - 03 INPUT ^ 0 0 0 1 cnthl1
9 - - A -- INPUT ^ 0 0 0 1 cnthl2
80 - - - 03 INPUT ^ 0 0 0 1 cnthl3
40 - - - -- INPUT ^ 0 0 0 1 cntmh0
77 - - - 01 INPUT ^ 0 0 0 1 cntmh1
82 - - - 04 INPUT ^ 0 0 0 1 cntmh2
8 - - A -- INPUT ^ 0 0 0 1 cntmh3
90 - - - -- INPUT ^ 0 0 0 1 cntml0
5 - - A -- INPUT ^ 0 0 0 1 cntml1
7 - - A -- INPUT ^ 0 0 0 1 cntml2
46 - - - 10 INPUT ^ 0 0 0 1 cntml3
86 - - - 09 INPUT ^ 0 0 0 1 cntsh0
47 - - - 09 INPUT ^ 0 0 0 1 cntsh1
10 - - A -- INPUT ^ 0 0 0 1 cntsh2
84 - - - 05 INPUT ^ 0 0 0 1 cntsh3
87 - - - 12 INPUT ^ 0 0 0 1 cntsl0
6 - - A -- INPUT ^ 0 0 0 1 cntsl1
45 - - - 11 INPUT ^ 0 0 0 1 cntsl2
69 - - A -- INPUT ^ 0 0 0 1 cntsl3
39 - - - -- INPUT G ^ 0 0 0 0 cp1
38 - - - -- INPUT G ^ 0 0 0 0 reset
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: d:\zzr\eda\shizhong\mux6.rpt
mux6
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
50 - - - 02 OUTPUT 0 1 0 0 cntout0
49 - - - 06 OUTPUT 0 1 0 0 cntout1
65 - - B -- OUTPUT 0 1 0 0 cntout2
85 - - - 08 OUTPUT 0 1 0 0 cntout3
71 - - A -- OUTPUT 0 1 0 0 set0
68 - - A -- OUTPUT 0 1 0 0 set1
70 - - A -- OUTPUT 0 1 0 0 set2
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: d:\zzr\eda\shizhong\mux6.rpt
mux6
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- 3 - A 05 DFFE + 0 2 1 14 sel2 (:34)
- 7 - A 05 DFFE + 0 2 1 14 sel1 (:35)
- 1 - A 05 DFFE + 0 2 1 14 sel0 (:36)
- 4 - A 07 AND2 1 3 0 1 :335
- 3 - A 07 AND2 1 3 0 1 :336
- 8 - A 05 OR2 ! 0 3 0 4 :341
- 5 - A 07 OR2 1 3 0 1 :344
- 2 - A 07 AND2 0 3 0 4 :351
- 6 - A 07 OR2 1 2 0 1 :354
- 2 - A 06 AND2 0 3 0 4 :361
- 7 - A 07 OR2 1 2 0 1 :364
- 1 - A 06 AND2 0 3 0 4 :371
- 1 - A 07 OR2 1 2 1 0 :374
- 4 - A 05 AND2 1 3 0 1 :384
- 5 - A 02 AND2 1 3 0 1 :385
- 6 - A 02 OR2 1 3 0 1 :386
- 7 - A 02 OR2 1 2 0 1 :389
- 8 - A 02 OR2 1 2 0 1 :392
- 1 - A 02 OR2 1 2 1 0 :395
- 4 - A 06 AND2 1 3 0 1 :405
- 3 - A 06 AND2 1 3 0 1 :406
- 5 - A 06 OR2 1 3 0 1 :407
- 6 - A 06 OR2 1 2 0 1 :410
- 8 - A 06 OR2 1 2 0 1 :413
- 7 - A 06 OR2 1 2 1 0 :416
- 6 - A 05 AND2 1 3 0 1 :426
- 2 - A 05 AND2 1 3 0 1 :427
- 5 - A 05 OR2 1 3 0 1 :428
- 3 - A 02 OR2 1 2 0 1 :431
- 4 - A 02 OR2 1 2 0 1 :434
- 2 - A 02 OR2 1 2 1 0 :437
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register
Device-Specific Information: d:\zzr\eda\shizhong\mux6.rpt
mux6
** FASTTRACK INTERCONNECT UTILIZATION **
Row FastTrack Interconnect:
Global Left Half- Right Half-
FastTrack FastTrack FastTrack
Row Interconnect Interconnect Interconnect Input Pins Output Pins Bidir Pins
A: 10/ 96( 10%) 19/ 48( 39%) 0/ 48( 0%) 7/16( 43%) 3/16( 18%) 0/16( 0%)
B: 0/ 96( 0%) 1/ 48( 2%) 0/ 48( 0%) 0/16( 0%) 1/16( 6%) 0/16( 0%)
C: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
Column FastTrack Interconnect:
FastTrack
Column Interconnect Input Pins Output Pins Bidir Pins
01: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
02: 3/24( 12%) 1/4( 25%) 1/4( 25%) 0/4( 0%)
03: 2/24( 8%) 2/4( 50%) 0/4( 0%) 0/4( 0%)
04: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
05: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
06: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -