fub5.bde

his design is a comparator that compares consecutive bits a0...a3 with b0...b3

SCHM0102

HEADER
{
 FREEID 361
 VARIABLES
 {
  #ARCHITECTURE="Fub5"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="Fub5"
  #LANGUAGE="VHDL"
  AUTHOR="ALDEC"
  COMPANY="ALDEC"
  CREATIONDATE="2/19/99"
  TITLE="Fub5"
 }
 SYMBOL "#default" "e_or5" "e_or5"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES="library IEEE;\\nuse ieee.std_logic_1164;"
    #LANGUAGE="VHDL"
    #MODIFIED="943515600"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,240)
    FREEID 23
   }
   
   BODY
   {
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (24,29,51,53)
     ALIGN 4
     MARGINS (1,1)
     COLOR (0,0,192)
     PARENT 4
     FONT (8,0,0,400,0,0,0,"Arial")
    }
    TEXT  8, 0, 0
    {
     TEXT "$#NAME"
     RECT (95,29,134,53)
     ALIGN 6
     MARGINS (1,1)
     COLOR (0,0,192)
     PARENT 7
     FONT (8,0,0,400,0,0,0,"Arial")
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (24,69,51,93)
     ALIGN 4
     MARGINS (1,1)
     COLOR (0,0,192)
     PARENT 10
     FONT (8,0,0,400,0,0,0,"Arial")
    }
    TEXT  14, 0, 0
    {
     TEXT "$#NAME"
     RECT (24,109,51,133)
     ALIGN 4
     MARGINS (1,1)
     COLOR (0,0,192)
     PARENT 13
     FONT (8,0,0,400,0,0,0,"Arial")
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (24,149,51,173)
     ALIGN 4
     MARGINS (1,1)
     COLOR (0,0,192)
     PARENT 16
     FONT (8,0,0,400,0,0,0,"Arial")
    }
    TEXT  20, 0, 0
    {
     TEXT "$#NAME"
     RECT (24,189,51,213)
     ALIGN 4
     MARGINS (1,1)
     COLOR (0,0,192)
     PARENT 19
     FONT (8,0,0,400,0,0,0,"Arial")
    }
    RECT  22, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     OUTLINE 0,2, (132,0,0)
     AREA (20,0,140,240)
     FILL (0,(255,255,180),0)
    }
    PIN  4, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO=""
      #INITIAL_VALUE=""
      #LENGTH="20"
      #NAME="in1"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  7, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO=""
      #INITIAL_VALUE=""
      #LENGTH="20"
      #NAME="out1"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO=""
      #INITIAL_VALUE=""
      #LENGTH="20"
      #NAME="in2"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  13, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO=""
      #INITIAL_VALUE=""
      #LENGTH="20"
      #NAME="in3"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO=""
      #INITIAL_VALUE=""
      #LENGTH="20"
      #NAME="in4"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  19, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO=""
      #INITIAL_VALUE=""
      #LENGTH="20"
      #NAME="in5"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  INSTANCE  42, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #DOWNTO=""
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="K"
    #SYMBOL="Output"
    #VHDL_TYPE=""
   }
   COORD (1220,800)
   VERTEXES ( (2,318) )
  }
  TEXT  44, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1275,784,1296,819)
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 42
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  46, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #DOWNTO=""
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="L"
    #SYMBOL="Output"
    #VHDL_TYPE=""
   }
   COORD (1220,460)
   VERTEXES ( (2,320) )
  }
  TEXT  48, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1275,444,1293,479)
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 46
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  50, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="e_or5"
    #LIBRARY="#default"
    #REFERENCE="U0"
    #SYMBOL="e_or5"
   }
   COORD (1020,760)
   VERTEXES ( (4,308), (7,317), (10,310), (13,312), (16,314), (19,316) )
  }
  TEXT  51, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1020,724,1059,759)
   ALIGN 8
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 50
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  TEXT  55, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1020,1001,1096,1036)
   MARGINS (1,1)
   COLOR (0,128,0)
   PARENT 50
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  68, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="e_or5"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="e_or5"
   }
   COORD (1020,420)
   VERTEXES ( (4,306), (7,319), (10,304), (13,302), (16,300), (19,298) )
  }
  TEXT  69, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1020,384,1059,419)
   ALIGN 8
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 68
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  TEXT  73, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1020,661,1096,696)
   MARGINS (1,1)
   COLOR (0,128,0)
   PARENT 68
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  115, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="NET1095"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (960,960)
   VERTEXES ( (2,315) )
  }
  TEXT  116, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (784,943,909,978)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 115
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  120, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="NET544"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (960,920)
   VERTEXES ( (2,313) )
  }
  TEXT  121, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (800,903,909,938)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 120
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  122, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="NET390"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (960,880)
   VERTEXES ( (2,311) )
  }
  TEXT  123, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (800,863,909,898)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 122
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  124, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="NET481"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (960,840)
   VERTEXES ( (2,309) )
  }
  TEXT  125, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (800,823,909,858)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 124
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  126, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="NET497"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (960,800)
   VERTEXES ( (2,307) )
  }
  TEXT  127, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (800,783,909,818)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 126
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  128, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="NET398"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (960,540)
   VERTEXES ( (2,301) )
  }
  TEXT  129, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (800,523,909,558)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 128
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  130, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="NET1089"
    #SYMBOL="Input"
    #VHDL_TYPE=""