sn7485_top.bde

his design is a comparator that compares consecutive bits a0...a3 with b0...b3

      #DIRECTION="OUT"
      #LABEL="Out"
      #MODIFIED="1"
      #NAME="K"
      #NUMBER="12"
      #SIDE="right"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-10,-10), (-10,10), (0,0) )
      FILL (0,(0,0,0),0)
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  INSTANCE  10, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="K0"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (1180,1860)
   VERTEXES ( (2,1680) )
  }
  TEXT  11, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1092,1843,1129,1878)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 10
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="M0"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (1180,1820)
   VERTEXES ( (2,1682) )
  }
  TEXT  16, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1088,1803,1129,1838)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 15
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  20, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="L0"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (1180,1780)
   VERTEXES ( (2,1684) )
  }
  TEXT  21, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1095,1763,1129,1798)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 20
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  25, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="A0"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (1180,1640)
   VERTEXES ( (2,2287) )
  }
  TEXT  26, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1092,1623,1129,1658)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 25
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  30, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="B0"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (1180,1580)
   VERTEXES ( (2,2285) )
  }
  TEXT  31, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1092,1563,1129,1598)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 30
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  NET WIRE  37, 0, 0
  NET WIRE  41, 0, 0
  NET WIRE  80, 0, 0
  NET WIRE  84, 0, 0
  NET WIRE  88, 0, 0
  INSTANCE  147, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="A1"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (1180,1260)
   VERTEXES ( (2,1648) )
  }
  TEXT  149, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1092,1243,1129,1278)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 147
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  150, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="B1"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (1180,1200)
   VERTEXES ( (2,1650) )
  }
  TEXT  152, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1092,1183,1129,1218)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 150
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  NET WIRE  153, 0, 0
  NET WIRE  155, 0, 0
  INSTANCE  163, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="A2"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (1180,940)
   VERTEXES ( (2,1652) )
  }
  TEXT  165, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1092,923,1129,958)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 163
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  166, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="B2"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (1180,880)
   VERTEXES ( (2,1654) )
  }
  TEXT  168, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1092,863,1129,898)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 166
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  NET WIRE  169, 0, 0
  NET WIRE  171, 0, 0
  INSTANCE  179, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="A3"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (1180,620)
   VERTEXES ( (2,1656) )
  }
  TEXT  181, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1092,603,1129,638)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 179
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  182, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="B3"
    #SYMBOL="Input"
    #VHDL_TYPE=""
   }
   COORD (1180,560)
   VERTEXES ( (2,1658) )
  }
  TEXT  184, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1092,543,1129,578)
   ALIGN 6
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 182
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  NET WIRE  185, 0, 0
  NET WIRE  187, 0, 0
  INSTANCE  216, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="M"
    #SYMBOL="Output"
    #VHDL_TYPE=""
   }
   COORD (2060,1740)
   VERTEXES ( (2,1691) )
  }
  TEXT  217, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2112,1723,2137,1758)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 216
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  221, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="K"
    #SYMBOL="Output"
    #VHDL_TYPE=""
   }
   COORD (2060,1120)
   VERTEXES ( (2,1677) )
  }
  TEXT  222, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2112,1103,2133,1138)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 221
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  226, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #INITIAL_VALUE=""
    #LIBRARY="#terminals"
    #REFERENCE="L"
    #SYMBOL="Output"
    #VHDL_TYPE=""
   }
   COORD (2060,960)
   VERTEXES ( (2,1679) )
  }
  TEXT  227, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2112,943,2130,978)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 226
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  NET WIRE  233, 0, 0
  NET WIRE  237, 0, 0
  NET WIRE  294, 0, 0
  NET WIRE  390, 0, 0
  NET WIRE  398, 0, 0
  NET WIRE  481, 0, 0
  NET WIRE  489, 0, 0
  NET WIRE  497, 0, 0
  NET WIRE  505, 0, 0
  NET WIRE  519, 0, 0
  NET WIRE  536, 0, 0
  NET WIRE  544, 0, 0
  NET WIRE  1089, 0, 0
  NET WIRE  1095, 0, 0
  NET WIRE  1299, 0, 0
  NET WIRE  1320, 0, 0
  NET WIRE  1327, 0, 0
  VTX  1648, 0, 0
  {
   COORD (1180,1260)
  }
  VTX  1649, 0, 0
  {
   COORD (1240,1260)
  }
  VTX  1650, 0, 0
  {
   COORD (1180,1200)
  }
  VTX  1651, 0, 0
  {
   COORD (1240,1200)
  }
  VTX  1652, 0, 0
  {
   COORD (1180,940)
  }
  VTX  1653, 0, 0
  {
   COORD (1240,940)
  }
  VTX  1654, 0, 0
  {
   COORD (1180,880)
  }
  VTX  1655, 0, 0
  {
   COORD (1240,880)
  }
  VTX  1656, 0, 0
  {
   COORD (1180,620)
  }
  VTX  1657, 0, 0
  {
   COORD (1240,620)
  }
  VTX  1658, 0, 0
  {
   COORD (1180,560)
  }
  VTX  1659, 0, 0
  {
   COORD (1240,560)
  }
  VTX  1664, 0, 0
  {
   COORD (1320,480)
  }
  VTX  1665, 0, 0
  {
   COORD (1900,860)
  }
  VTX  1666, 0, 0
  {
   COORD (1440,480)
  }
  VTX  1667, 0, 0
  {
   COORD (1860,860)
  }
  VTX  1668, 0, 0
  {
   COORD (1320,800)
  }
  VTX  1669, 0, 0
  {
   COORD (1820,860)
  }
  VTX  1670, 0, 0
  {
   COORD (1440,800)
  }
  VTX  1671, 0, 0
  {
   COORD (1780,860)
  }
  VTX  1672, 0, 0
  {
   COORD (1320,1340)
  }
  VTX  1673, 0, 0
  {
   COORD (1820,1260)
  }
  VTX  1674, 0, 0
  {
   COORD (1440,1340)
  }
  VTX  1675, 0, 0
  {
   COORD (1780,1260)
  }
  VTX  1676, 0, 0
  {
   COORD (2020,1120)
  }
  VTX  1677, 0, 0
  {
   COORD (2060,1120)
  }
  VTX  1678, 0, 0
  {
   COORD (2020,960)
  }
  VTX  1679, 0, 0
  {
   COORD (2060,960)
  }
  VTX  1680, 0, 0
  {
   COORD (1180,1860)
  }
  VTX  1681, 0, 0
  {
   COORD (1700,1860)
  }
  VTX  1682, 0, 0
  {
   COORD (1180,1820)
  }
  VTX  1683, 0, 0
  {
   COORD (1700,1820)
  }
  VTX  1684, 0, 0
  {
   COORD (1180,1780)
  }
  VTX  1685, 0, 0
  {
   COORD (1700,1780)
  }
  VTX  1688, 0, 0
  {
   COORD (1900,1580)
  }
  VTX  1689, 0, 0
  {
   COORD (1940,1260)
  }
  VTX  1690, 0, 0
  {
   COORD (1900,1740)
  }
  VTX  1691, 0, 0
  {
   COORD (2060,1740)
  }
  VTX  1692, 0, 0
  {
   COORD (1900,1620)
  }
  VTX  1693, 0, 0
  {
   COORD (1980,1260)
  }
  VTX  1694, 0, 0
  {
   COORD (1540,1260)
  }
  VTX  1695, 0, 0
  {
   COORD (1600,1600)
  }
  VTX  1696, 0, 0
  {
   COORD (1700,1700)
  }
  VTX  1697, 0, 0
  {
   COORD (1540,940)
  }
  VTX  1698, 0, 0
  {
   COORD (1620,1200)
  }
  VTX  1699, 0, 0
  {
   COORD (1620,1560)
  }
  VTX  1700, 0, 0
  {
   COORD (1700,1660)
  }
  VTX  1701, 0, 0
  {
   COORD (1540,620)
  }
  VTX  1702, 0, 0
  {
   COORD (1660,860)
  }
  VTX  1703, 0, 0
  {
   COORD (1660,1520)
  }
  VTX  1704, 0, 0
  {
   COORD (1700,1620)
  }
  VTX  1705, 0, 0
  {
   COORD (1540,1200)
  }
  VTX  1706, 0, 0
  {
   COORD (1660,1160)
  }
  VTX  1707, 0, 0
  {
   COORD (1540,1160)
  }
  VTX  1708, 0, 0
  {
   COORD (1540,860)
  }
  WIRE  1716, 0, 0
  {
   NET 153
   VTX 1648, 1649
  }
  WIRE  1717, 0, 0
  {
   NET 155
   VTX 1650, 1651
  }
  WIRE  1718, 0, 0
  {
   NET 169
   VTX 1652, 1653
  }
  WIRE  1719, 0, 0
  {
   NET 171
   VTX 1654, 1655
  }
  WIRE  1720, 0, 0
  {
   NET 185
   VTX 1656, 1657
  }
  WIRE  1721, 0, 0
  {
   NET 187
   VTX 1658, 1659
  }
  VTX  1724, 0, 0
  {
   COORD (1320,440)
  }
  WIRE  1725, 0, 0
  {
   NET 505
   VTX 1664, 1724
  }
  VTX  1726, 0, 0
  {
   COORD (1900,440)
  }
  WIRE  1727, 0, 0
  {
   NET 505
   VTX 1724, 1726
  }
  WIRE  1728, 0, 0
  {
   NET 505
   VTX 1726, 1665
  }
  VTX  1729, 0, 0
  {
   COORD (1440,460)
  }
  WIRE  1730, 0, 0
  {
   NET 497
   VTX 1666, 1729
  }
  VTX  1731, 0, 0
  {
   COORD (1860,460)
  }
  WIRE  1732, 0, 0
  {
   NET 497
   VTX 1729, 1731
  }
  WIRE  1733, 0, 0
  {
   NET 497
   VTX 1731, 1667
  }
  VTX  1734, 0, 0
  {
   COORD (1320,760)
  }
  WIRE  1735, 0, 0
  {
   NET 489
   VTX 1668, 1734
  }
  VTX  1736, 0, 0
  {
   COORD (1820,760)
  }
  WIRE  1737, 0, 0
  {
   NET 489
   VTX 1734, 1736
  }
  WIRE  1738, 0, 0
  {
   NET 489
   VTX 1736, 1669
  }
  VTX  1739, 0, 0
  {
   COORD (1440,780)
  }
  WIRE  1740, 0, 0
  {
   NET 481
   VTX 1670, 1739
  }
  VTX  1741, 0, 0
  {
   COORD (1780,780)
  }
  WIRE  1742, 0, 0
  {
   NET 481
   VTX 1739, 1741
  }
  WIRE  1743, 0, 0
  {
   NET 481
   VTX 1741, 1671
  }
  VTX  1744, 0, 0
  {
   COORD (1320,1380)
  }
  WIRE  1745, 0, 0
  {
   NET 398
   VTX 1672, 1744
  }
  VTX  1746, 0, 0
  {
   COORD (1820,1380)
  }
  WIRE  1747, 0, 0
  {
   NET 398
   VTX 1744, 1746
  }
  WIRE  1748, 0, 0
  {