⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 scan.rpt

📁 本程序完整的实现了数字频率计的常用功能。并对通常数字频率计的常见问题进行了改进。具有实用价值。
💻 RPT
📖 第 1 页 / 共 3 页
字号:
  _EQ009 =  count0 &  count1 & !count2;

-- Node name is ':865' 
-- Equation name is '_LC5_A20', type is buried 
_LC5_A20 = LCELL( _EQ010);
  _EQ010 =  _LC4_A20 & !_LC5_A15
         #  indata15 &  _LC5_A15;

-- Node name is ':872' 
-- Equation name is '_LC1_A18', type is buried 
_LC1_A18 = LCELL( _EQ011);
  _EQ011 = !count0 &  count1 & !count2;

-- Node name is ':875' 
-- Equation name is '_LC7_A20', type is buried 
_LC7_A20 = LCELL( _EQ012);
  _EQ012 = !_LC1_A18 &  _LC5_A20
         #  indata11 &  _LC1_A18;

-- Node name is ':882' 
-- Equation name is '_LC3_A15', type is buried 
_LC3_A15 = LCELL( _EQ013);
  _EQ013 =  count0 & !count1 & !count2;

-- Node name is ':885' 
-- Equation name is '_LC8_A20', type is buried 
_LC8_A20 = LCELL( _EQ014);
  _EQ014 = !_LC3_A15 &  _LC7_A20
         #  indata7 &  _LC3_A15;

-- Node name is ':892' 
-- Equation name is '_LC2_A15', type is buried 
_LC2_A15 = LCELL( _EQ015);
  _EQ015 = !count0 & !count1 & !count2;

-- Node name is ':895' 
-- Equation name is '_LC6_A20', type is buried 
_LC6_A20 = LCELL( _EQ016);
  _EQ016 = !_LC2_A15 &  _LC8_A20
         #  indata3 &  _LC2_A15;

-- Node name is ':901' 
-- Equation name is '_LC1_A13', type is buried 
_LC1_A13 = LCELL( _EQ017);
  _EQ017 =  indata30 & !_LC7_A15
         #  indata26 &  _LC7_A15;

-- Node name is ':904' 
-- Equation name is '_LC2_A23', type is buried 
_LC2_A23 = LCELL( _EQ018);
  _EQ018 =  indata22 &  _LC8_A15
         #  _LC1_A13 & !_LC8_A15;

-- Node name is ':907' 
-- Equation name is '_LC3_A23', type is buried 
_LC3_A23 = LCELL( _EQ019);
  _EQ019 =  _LC2_A23 & !_LC6_A15
         #  indata18 &  _LC6_A15;

-- Node name is ':910' 
-- Equation name is '_LC6_A23', type is buried 
_LC6_A23 = LCELL( _EQ020);
  _EQ020 =  _LC3_A23 & !_LC5_A15
         #  indata14 &  _LC5_A15;

-- Node name is ':913' 
-- Equation name is '_LC7_A23', type is buried 
_LC7_A23 = LCELL( _EQ021);
  _EQ021 = !_LC1_A18 &  _LC6_A23
         #  indata10 &  _LC1_A18;

-- Node name is ':916' 
-- Equation name is '_LC8_A23', type is buried 
_LC8_A23 = LCELL( _EQ022);
  _EQ022 = !_LC3_A15 &  _LC7_A23
         #  indata6 &  _LC3_A15;

-- Node name is ':919' 
-- Equation name is '_LC4_A23', type is buried 
_LC4_A23 = LCELL( _EQ023);
  _EQ023 = !_LC2_A15 &  _LC8_A23
         #  indata2 &  _LC2_A15;

-- Node name is ':925' 
-- Equation name is '_LC3_A13', type is buried 
_LC3_A13 = LCELL( _EQ024);
  _EQ024 =  indata29 & !_LC7_A15
         #  indata25 &  _LC7_A15;

-- Node name is ':928' 
-- Equation name is '_LC4_A13', type is buried 
_LC4_A13 = LCELL( _EQ025);
  _EQ025 =  indata21 &  _LC8_A15
         #  _LC3_A13 & !_LC8_A15;

-- Node name is ':931' 
-- Equation name is '_LC5_A13', type is buried 
_LC5_A13 = LCELL( _EQ026);
  _EQ026 =  _LC4_A13 & !_LC6_A15
         #  indata17 &  _LC6_A15;

-- Node name is ':934' 
-- Equation name is '_LC6_A13', type is buried 
_LC6_A13 = LCELL( _EQ027);
  _EQ027 =  _LC5_A13 & !_LC5_A15
         #  indata13 &  _LC5_A15;

-- Node name is ':937' 
-- Equation name is '_LC2_A13', type is buried 
_LC2_A13 = LCELL( _EQ028);
  _EQ028 = !_LC1_A18 &  _LC6_A13
         #  indata9 &  _LC1_A18;

-- Node name is ':940' 
-- Equation name is '_LC1_A23', type is buried 
_LC1_A23 = LCELL( _EQ029);
  _EQ029 =  _LC2_A13 & !_LC3_A15
         #  indata5 &  _LC3_A15;

-- Node name is ':943' 
-- Equation name is '_LC5_A23', type is buried 
_LC5_A23 = LCELL( _EQ030);
  _EQ030 =  _LC1_A23 & !_LC2_A15
         #  indata1 &  _LC2_A15;

-- Node name is ':949' 
-- Equation name is '_LC1_A20', type is buried 
_LC1_A20 = LCELL( _EQ031);
  _EQ031 =  indata28 & !_LC7_A15
         #  indata24 &  _LC7_A15;

-- Node name is ':952' 
-- Equation name is '_LC3_A18', type is buried 
_LC3_A18 = LCELL( _EQ032);
  _EQ032 =  indata20 &  _LC8_A15
         #  _LC1_A20 & !_LC8_A15;

-- Node name is ':955' 
-- Equation name is '_LC4_A18', type is buried 
_LC4_A18 = LCELL( _EQ033);
  _EQ033 =  _LC3_A18 & !_LC6_A15
         #  indata16 &  _LC6_A15;

-- Node name is ':958' 
-- Equation name is '_LC5_A18', type is buried 
_LC5_A18 = LCELL( _EQ034);
  _EQ034 =  _LC4_A18 & !_LC5_A15
         #  indata12 &  _LC5_A15;

-- Node name is ':961' 
-- Equation name is '_LC6_A18', type is buried 
_LC6_A18 = LCELL( _EQ035);
  _EQ035 = !_LC1_A18 &  _LC5_A18
         #  indata8 &  _LC1_A18;

-- Node name is ':964' 
-- Equation name is '_LC7_A18', type is buried 
_LC7_A18 = LCELL( _EQ036);
  _EQ036 = !_LC3_A15 &  _LC6_A18
         #  indata4 &  _LC3_A15;

-- Node name is ':967' 
-- Equation name is '_LC2_A18', type is buried 
_LC2_A18 = LCELL( _EQ037);
  _EQ037 = !_LC2_A15 &  _LC7_A18
         #  indata0 &  _LC2_A15;



Project Information                                       e:\eda\last\scan.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 18,059K

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -