📄 second1.rpt
字号:
-- Node name is ':8' = 'tem19'
-- Equation name is 'tem19', location is LC6_B18, type is buried.
tem19 = DFFE( _EQ020, GLOBAL( clk), VCC, VCC, VCC);
_EQ020 = !_LC5_B15 & _LC6_B13 & tem19
# _LC5_B15 & _LC6_B13 & !tem19;
-- Node name is ':7' = 'tem20'
-- Equation name is 'tem20', location is LC3_B13, type is buried.
tem20 = DFFE( _EQ021, GLOBAL( clk), VCC, VCC, VCC);
_EQ021 = _LC6_B13 & !tem19 & tem20
# !_LC5_B15 & _LC6_B13 & tem20
# _LC5_B15 & _LC6_B13 & tem19 & !tem20;
-- Node name is ':6' = 'tem21'
-- Equation name is 'tem21', location is LC7_B13, type is buried.
tem21 = DFFE( _EQ022, GLOBAL( clk), VCC, VCC, VCC);
_EQ022 = !_LC5_B13 & _LC6_B13 & tem21
# _LC5_B13 & _LC6_B13 & !tem21;
-- Node name is ':5' = 'tem22'
-- Equation name is 'tem22', location is LC4_B13, type is buried.
tem22 = DFFE( _EQ023, GLOBAL( clk), VCC, VCC, VCC);
_EQ023 = !_LC2_B13 & _LC6_B13 & tem22
# _LC2_B13 & _LC6_B13 & !tem22;
-- Node name is ':4' = 'tem23'
-- Equation name is 'tem23', location is LC8_B13, type is buried.
tem23 = DFFE( _EQ024, GLOBAL( clk), VCC, VCC, VCC);
_EQ024 = _LC6_B13 & !tem22 & tem23
# !_LC2_B13 & _LC6_B13 & tem23
# _LC2_B13 & _LC6_B13 & tem22 & !tem23;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:139' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_B16', type is buried
!_LC2_B16 = _LC2_B16~NOT;
_LC2_B16~NOT = LCELL( _EQ025);
_EQ025 = !tem0
# !tem1;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:147' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B16', type is buried
!_LC3_B16 = _LC3_B16~NOT;
_LC3_B16~NOT = LCELL( _EQ026);
_EQ026 = !tem3
# !tem2
# !_LC2_B16;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:151' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_B16', type is buried
!_LC1_B16 = _LC1_B16~NOT;
_LC1_B16~NOT = LCELL( _EQ027);
_EQ027 = !tem4
# !_LC3_B16;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:163' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B23', type is buried
_LC4_B23 = LCELL( _EQ028);
_EQ028 = _LC1_B16 & tem5 & tem6 & tem7;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:167' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_B23', type is buried
_LC6_B23 = LCELL( _EQ029);
_EQ029 = _LC4_B23 & tem8;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:175' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_B17', type is buried
_LC5_B17 = LCELL( _EQ030);
_EQ030 = _LC4_B23 & tem8 & tem9 & tem10;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:183' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B17', type is buried
_LC3_B17 = LCELL( _EQ031);
_EQ031 = _LC5_B17 & tem11 & tem12;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:187' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_B17', type is buried
_LC8_B17 = LCELL( _EQ032);
_EQ032 = _LC5_B17 & tem11 & tem12 & tem13;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:195' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B15', type is buried
_LC3_B15 = LCELL( _EQ033);
_EQ033 = _LC8_B17 & tem14 & tem15;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:199' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_B15', type is buried
_LC7_B15 = LCELL( _EQ034);
_EQ034 = _LC8_B17 & tem14 & tem15 & tem16;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:207' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_B15', type is buried
_LC5_B15 = LCELL( _EQ035);
_EQ035 = _LC7_B15 & tem17 & tem18;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:215' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_B13', type is buried
_LC5_B13 = LCELL( _EQ036);
_EQ036 = _LC5_B15 & tem19 & tem20;
-- Node name is '|LPM_ADD_SUB:341|addcore:adder|:219' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_B13', type is buried
_LC2_B13 = LCELL( _EQ037);
_EQ037 = _LC5_B15 & tem19 & tem20 & tem21;
-- Node name is ':2'
-- Equation name is '_LC1_B13', type is buried
_LC1_B13 = DFFE( _EQ038, GLOBAL( clk), VCC, VCC, VCC);
_EQ038 = tem22 & tem23
# tem21 & tem23
# !_LC2_B18 & tem23;
-- Node name is ':127'
-- Equation name is '_LC6_B13', type is buried
_LC6_B13 = LCELL( _EQ039);
_EQ039 = !tem23
# _LC2_B18 & !tem21 & !tem22;
-- Node name is ':142'
-- Equation name is '_LC2_B18', type is buried
_LC2_B18 = LCELL( _EQ040);
_EQ040 = _LC4_B15 & !tem18
# !tem19
# !tem20;
-- Node name is '~149~1'
-- Equation name is '~149~1', location is LC4_B15, type is buried.
-- synthesized logic cell
_LC4_B15 = LCELL( _EQ041);
_EQ041 = !tem15 & !tem16 & !tem17
# _LC8_B18 & !tem16 & !tem17;
-- Node name is ':169'
-- Equation name is '_LC8_B18', type is buried
_LC8_B18 = LCELL( _EQ042);
_EQ042 = !tem12 & !tem13 & !tem14
# _LC4_B17 & !tem13 & !tem14;
-- Node name is ':184'
-- Equation name is '_LC4_B17', type is buried
_LC4_B17 = LCELL( _EQ043);
_EQ043 = _LC1_B23 & !tem11
# !tem9 & !tem11
# !tem10 & !tem11;
-- Node name is ':199'
-- Equation name is '_LC1_B23', type is buried
_LC1_B23 = LCELL( _EQ044);
_EQ044 = _LC3_B23 & !tem7 & !tem8;
-- Node name is ':212'
-- Equation name is '_LC3_B23', type is buried
_LC3_B23 = LCELL( _EQ045);
_EQ045 = !tem6
# !tem5
# !_LC1_B16;
Project Information e:\eda\last\second1.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'FLEX10K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:00
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:01
Fitter 00:00:01
Timing SNF Extractor 00:00:00
Assembler 00:00:00
-------------------------- --------
Total Time 00:00:02
Memory Allocated
-----------------
Peak memory allocated during compilation = 30,092K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -